

RH11-RS03

MAINT MODE DIAGNOSTIC
MD-11-DZRSE-C

EP-DZRSE-C-DL-A

NOV 1976

COPYRIGHT © 1976

digital
FICHE 1 OF 1 MADE IN USA



MAINDEC-11-DZRSE-C
DZRSEC.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 2

B01

.REM %

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DZRSE-C-D
PRODUCT NAME: RH11-RS03 MAINTENANCE MODE DIAGNOSTIC
DATE CREATED: AUGUST 1976
MAINTAINER: DIAGNOSTIC GROUP

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED UNDER A LICENSE AND MAY ONLY BE USED OR COPIED IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1974, 1975, 1976 BY DIGITAL EQUIPMENT CORPORATION

MAINDEC-11-DZRSE-C RH11-RS03 BASIC FUNCTION DIAGNOSTIC
TABLE OF CONTENTS

PAGE 2

CONTENTS

1. ABSTRACT
- 1.1 DESIGN PHILOSOPHY
2. REQUIREMENTS
- 2.1 EQUIPMENT
- 2.3 PRELIMINARY PROGRAMS
3. LOADING PROCEDURE
4. STARTING PROCEDURE
- 4.1 CONTROL SWITCH SETTINGS
- 4.2 STARTING ADDRESS
- 4.3 PROGRAM AND/OR OPERATING PROCEDURE
5. OPERATIONAL SWITCH SETTINGS
- 5.1 SUBROUTINE ABSTRACT
6. ERRORS
7. RESTRICTIONS
8. MISCELLANEOUS
- 8.1 EXECUTION TIME
- 8.2 STACK POINTER
9. TEST DESCRIPTION

MAINDEC-11-DZRSE-C RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 3

1. ABSTRACT

THIS DIAGNOSTIC WILL LET THE OPERATOR SELECT ONE OF TWO MODES OF OPERATION. THE OPERATOR MAY SELECT WHICH DRIVE HE WANTS TESTED OR HE CAN LET THE PROGRAM SEQUENCE THROUGH ALL THE DRIVES ON THE SYSTEM.

THE FIRST PART OF THIS DIAGNOSTIC WILL TEST THE DRIVE REGISTERS ASSOCIATED WITH THE DRIVE UNDER TEST. THE PROGRAM WILL ALSO TEST THE RH CONTROLLER REGISTERS TO CONFIRM THAT, FOR THE MOST PART, THE CONTROLLER IS WORKING CORRECTLY.

THE SECOND PART OF THIS DIAGNOSTIC WILL TEST THE DRIVE IN "MAINTENANCE MODE".

THE RS03 HAS BEEN DESIGNED WITH BUILT-IN TEST CAPABILITIES. THIS "MAINTENANCE MODE" TEST CAPABILITY ISOLATES THE DIGITAL ELECTRONICS FROM THE ANALOG AND ALLOWS INDEPENDENT TESTING OF THE DIGITAL LOGIC. THEREFORE, FAILURES LOCATED ENTIRELY IN THE LOGIC CAN BE SEPARATED FROM FAILURES OCCURRING IN THE ANALOG ELECTRONICS OR THE HEAD/DISK SUBASSEMBLY.

NOTE

THIS DIAGNOSTIC WILL ALSO TEST RS03LA DRIVES. THEY MUST BE CONVERTED TO LOOK LIKE A RS03 TO BE TESTED. TURN DRIVES OFF LINE IF YOU DO NOT WISH TO TEST THEM.

1.1 DESIGN PHILOSOPHY

BY SETTING BIT 00 IN THE MAINTENANCE REGISTER, THE MAINTENANCE MODE LOGIC IS ENABLED, AND THE REMAINING READ/WRITE BITS IN THE MAINTENANCE REGISTER ARE SUBSTITUTED FOR THE CORRESPONDING SIGNALS NORMALLY ORIGINATING FROM THE HEAD/DISK SUBASSEMBLY. THE READ-ONLY BITS IN THE MAINTENANCE REGISTER REFLECT THE STATES OF MAJOR SIGNALS DURING DRIVE OPERATION. BY SETTING AND CLEARING THE READ/WRITE BITS IN PREDETERMINED SEQUENCES AND SIMULTANEOUSLY MONITORING THE READ-ONLY BITS, IT IS POSSIBLE TO VERIFY THE OPERATION OF ALL OF THE DRIVE'S LOGIC. THIS INCLUDES ALL DRIVE TIMING AS WELL AS THE LOGIC ASSOCIATED WITH READING AND WRITING DATA.

--CAUTION--

A THOROUGH UNDERSTANDING OF THE RS04 LOGIC IS REQUIRED TO UTILIZE THIS DIAGNOSTIC EFFECTIVELY. REFER TO SECTIONS 2 AND 3 OF THE "RS04 DECDISK SERVICE MANUAL" (DEC-00-HRS4A-A-D) FOR DESCRIPTIONS OF THE DRIVE LOGIC.

151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206

MAINDEC-11-DZRSE-C RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 4

2. REQUIREMENTS

2.1 EQUIPMENT

PDP-11 WITH A MINIMUM OF 8K OF MEMORY AND AN RH11 CONTROLLER WITH A RS03 DISK.

2.3 PRELIMINARY PROGRAMS

NONE

3. LOADING PROCEDURE

USE STANDARD PROCEDURE FOR ABS TAPES.

4. STARTING PROCEDURE

4.1 CONTROL SWITCH SETTINGS

SEE SECTION 5 (ALL DOWN FOR WORST CASE TESTING)

4.2 STARTING ADDRESSES

4.3 PROGRAM AND/OR OPERATOR ACTION

LOAD PROGRAM INTO MEMORY USING ABS LOADER.

STARTING ADDRESSES

1. STARTING ADDRESS 200

A. SET SWITCHES (SEE SECTION 5), IF SWITCHLESS CPU, SIMPLY

B. PRESS START

C. THE PROGRAM WILL TYPE:

TEST ALL DRIVES? (Y OR N)

D. IF THE OPERATOR TYPES "Y" THE PROGRAM WILL TEST ALL

MAINDEC-11-DZRSE-C
DZRSEC.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 6

F01

207

RS03 DRIVES ON THE SYSTEM

208
209MAINDEC-11-DZRSE-C RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 5

210
211212 E. IF THE OPERATOR TYPES "N" THE PROGRAM WILL TYPE
213 TYPE UNIT #214
215216 THE PROGRAM WILL ONLY TEST THAT DRIVE. THE PROGRAM
217 WILL THEN TYPE:218
219220 "ALL ERROR LIGHTS ON SELECTED UNIT SHOULD
221 BE ON - CHECK - THEN HIT CONT"222
223224 THE OPERATOR SHOULD CHECK THESE LIGHTS TO MAKE SURE
225 THAT THEY ARE ALL ON - THEN HIT CONTINUE. THE PROGRAM
226 WILL THEN START TESTING THE UNIT THAT WAS SELECTED.227
228

229 E. 2. STARTING ADDRESS 220

230
231

- 232 A. SET SWITCHES (SEE SECTION 5), IF SWITCHLESS CPU SIMPLY
-
- 233 B. PRESS START
-
- 234 C. THE PROGRAM WILL THEN TEST ALL RS03 DRIVES ON THE
-
- 235 SYSTEM.

236
237

238 5. OPERATIONAL SWITCH SETTINGS

239
240241 THIS PROGRAM HAS BEEN MODIFIED TO RUN ON A PROCESSOR WITH OR WITHOUT A
242 HARDWARE SWITCH REGISTER. WHEN FIRST EXECUTED THE PROGRAM TESTS THE
243 EXISTENCE OF A HARDWARE SWITCH REGISTER. IF NOT FOUND A SOFTWARE
244 SWITCH REGISTER LOCATION (SWREG=LOC.176) IS DEFAULTED TO. IF THIS IS
245 THE CASE, UPON EXECUTION THE CONTENTS OF THE SWREG ARE DUMPED IN OCTAL
246 ON THE CONSOLE TTY AND ANY CHANGES ARE REQUESTED247
248

249 (I.E.) SWR=XXXXXX NEW=

250
251

252 POSSIBLE RESPONSES ARE:

253
254

- 255 1. <CR> IF NO CHANGES ARE TO BE MADE.
-
- 256 2. 6 DIGITS 0-7 TO REPRESENT IN OCTAL THE NEW SWITCH REGISTER
-
- 257 VALUE; LAST DIGIT FOLLOWED BY <CR>.
-
- 258 3. ↑U TO ALLOW REENTERING VALUE IF ERROR IS COMMITTED
-
- 259 KEYING IN SWREG VALUE.

260
261262 BUILT INTO THE PROGRAM IS THE ABILITY TO DYNAMICALLY CHANGE THE
263 CONTENTS OF SWREG DURING PROGRAM EXECUTION. BY STRIKING ↑G (CNTL G)
264 ON CONSOLE TTY THE OPERATOR SETS A REQUEST FLAG TO CHANGE THE CONTENTS
265 OF SWREG, WHICH IS PROCESSED IN KEY AREAS OF THE PROGRAM CODE (IE)
266 ERROR ROUTINES, AFTER HALTS END OF PASS, AND OTHER APPLICABLE AREAS.

MAINDEC-11-DZRSE-C
DZRSEC.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 8

H01

264

SWITCH SETTINGS ARE:

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

MAINDEC-11-DZRSE-C RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 6

SW<15> = 1 HALT ON ERROR
SW<14> = 1 LOOP ON TEST
SW<13> = 1 INHIBIT TYPEOUTS
SW<12> = 1 TYPEOUT ALL ERRORS IN DATA COMPARE ROUTINE
SW<11> = 1 RUN MAINTENANCE MODE VERIFY TEST
SW<10> = 1 BELL ON ERROR
0 BELL ON PASS COMPLETE
SW<09> = 1 LOOP ON ERROR
SW<08> = 1 LOOP ON TEST IN SW<7:0>

5.1 SUBROUTINE ABSTRACTS

THIS PROGRAM USES TRAP INSTRUCTIONS TO EXECUTE CLOCKING AND REGISTER CHECKING. THE TRAP INSTRUCTIONS THAT WE USED, ARE LISTED BELOW WITH A BRIEF DESCRIPTION OF WHAT EACH ONE DOES.

5.1.1 CLRDK

TRAPS TO A TAG CALLED ".CLRDK". THIS ROUTINE CLEARS ALL REGISTERS BY SETTING THE "CLEAR BIT" IN RSCS2. (MOV#40,3RHCS2) THE NUMBER OF THE UNIT UNDER TEST IS THEN RELOADED INTO RSCS2 AND THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE CLRDK INSTRUCTION.

5.1.2 MRDMO

TRAPS TO A TAG CALLED ".MRDMO". THIS ROUTINE PUTS THE DRIVE INTO MAINTENANCE MODE BY LOADING #000001 INTO RSMR AND THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRDMO INSTRUCTION.

5.1.3 MRINT

TRAPS TO A TAG CALLED ".MRINT". CLOCKS THE MAINTENANCE REGISTER TWICE WITH AN 11 AND A 1 AND RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRINT INSTRUCTION.

5.1.4 MRIND

TRAPS TO A TAG CALLED ".MRIND". CLOCKS AN INDEX PULSE INTO THE MAINTENANCE REGISTER THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRIND INSTRUCTION.

MAINDEC-11-DZRSE-C
DZRSEC.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC

J01

MACY11 27(732) 25-SEP-76 10:44 PAGE 10

321
322

5.1.5 MRCLK

323 MAINDEC-11-DZRSE-C RH11-RS03 BASIC FUNCTION DIAGNOSTIC PAGE 7
324
325
326

327 TRAPS TO A TAG CALLED ".MRCLK". CLOCKS THE MAINTENANCE REGISTER WITH
328 AN 11 AND A 1, UPDATES THE CLOCK COUNTER, AND THEN RETURNS TO THE NEXT
329 INSTRUCTION FOLLOWING THE MRCLK INSTRUCTION.

330
331
332
333 5.1.6 MRCK
334

335 TRAPS TO A TAG CALLED ".MRCK". THIS ROUTINE CHECKS THE MAINTENANCE
336 REGISTER TO EQUAL THE VALUE FOLLOWING THE MRCK INSTRUCTION. IF THE
337 MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE
338 "HLT" INSTRUCTION FOLLOWING THE CORRECT VALUE AND PRINTS OUT THE
339 ERROR. IF THE MAINTENANCE REGISTER IS CORRECT, THE PROGRAM RETURNS TO
340 THE INSTRUCTION FOLLOWING THE "HLT" INSTRUCTION.
341
342
343
344

345
346 5.1.7 DSCK
347
348

349 TRAPS TO A TAG CALLED ".DSCK". THIS ROUTINE CHECKS THE DRIVE STATUS
350 REGISTER AND WORKS THE SAME WAY AS THE MRCK ROUTINE.
351
352

353
354 5.1.8 XBIT
355
356

357 TRAPS TO A TAG CALLED ".XBIT". THIS ROUTINE GETS ONE DATA BIT THAT IS
358 CURRENTLY BEING WRITTEN FROM THE DATA BUFFER IN CORE AND STORES IT IN
359 A LOCATION CALLED NOWOD. THE PREVIOUS CONTENTS OF NOWOD IS STORED IN
360 LASTOD. THIS INFORMATION IS USED BY THE CLKD1 AND CLKDD ROUTINES TO
361 DETERMINE THE CORRECT STATE OF THE MWDB (BIT 12) BIT IN RSMR WHEN
362 WRITING. THIS ROUTINE MAKES BITS 16 AND 17 OF EACH DATA WORD (RS04
363 WRITES 18 BIT WORDS) EQUAL ZERO. THE PROGRAM RETURNS TO THE NEXT
364 INSTRUCTION FOLLOWING THE XBIT INSTRUCTION.
365

366
367 5.1.9 CLKD1 AND CLKDD
368

369 TRAPS TO LOCATIONS ".CLKD1" AND ".CLKDD". THESE TWO ROUTINES USE THE
370 DATA BITS RECEIVED FROM THE XBIT ROUTINE TO DETERMINE THE CORRECT
371 STATE OF MWDB (BIT 12) IN RSMR WHEN WRITING. THESE ROUTINES ALSO
372 CALCULATE THE CORRECT STATES OF THE CRCW, SB, AND LSR BITS IN RSMR AND
373 DOES A COMPARE FOR THE CORRECT ANSWER. IF THE MAINTENANCE REGISTER
374 DOES NOT COMPARE, THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION
375 FOLLOWING THE TRAP AND TYPES OUT THE ERROR. IF THE MAINTENANCE
376 REGISTER WAS CORRECT, THE PROGRAM RETURNS TO THE NEXT INSTRUCTION
377 FOLLOWING THE "HLT."
378

5.1.10 RBIT

379 MAINDEC-11-DZRSE-C RH11-RS03 BASIC FUNCTION DIAGNOSTIC PAGE 8
380
381
382

383 TRAPS TO A TAG CALLED ".RBIT". THIS ROUTINE GETS THE ONE DATA BIT
384 THAT ARE CURRENTLY BEING "READ" FROM THE DISK FROM THE INBUF DATA
385 TABLE IN CORE AND STORES THAT BIT IN A LOCATION CALLED NOWOD. THE
386 PROGRAM THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE RBIT
387 INSTRUCTION.

391 5.1.11 CLKR1 AND CLKRO

392 TRAPS TO LOCATIONS ".CLKR1" AND ".CLKRO". THESE TWO ROUTINES USING
393 THE DATA BITS RECEIVED FROM THE RBIT ROUTINE SET AND CLEAR THE MRDB
394 (BIT 2) BIT IN RSMR IN THE PROPER SEQUENCE CORRESPONDING TO THE DATA
395 PATTERN WHICH IS BEING "READ". THESE ROUTINES ALSO CALCULATE THE
396 CORRECT STATES OF THE CRCW AND SB BITS IN RSMR AND DOES A COMPARE FOR
397 THE CORRECT ANSWER. IF THE MAINTENANCE REGISTER DOES NOT COMPARE, THE
398 PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE TRAP AND TYPES
399 OUT THE ERROR. IF THE MAINTENANCE REGISTER WAS CORRECT, THE PROGRAM
400 RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE HLT.

405 5.1.12 MCLK1

406 TRAPS TO A TAG CALLED ".MCLK1". THIS ROUTINECLOCKS THE MAINTENANCE
407 REGISTER BY MOVING A 11 INTO RSMR. UPDATES THE CLOCK COUNTER AND THEN
408 RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MCLK1 INSTRUCTION.

413 5.1.13 MCLK0

414 TRAPS TO A TAG CALLED ".MCLK0". THIS ROUTINECLOCKS THE MAINTENANCE
415 REGISTER BY MOVING A 1 INTO RSMR. RETURNS TO THE NEXT INSTRUCTION
416 FOLLOWING THE MCLK0 INSTRUCTION.

421 5.1.14 MCLKB

422 TRAPS TO A TAG CALLED ".MCLKB". CLOCKS THE MAINTENANCE REGISTER WITH
423 A 1 AND A 11, UPDATES THE CLOCK COUNTER, AND THEN RETURNS TO THE NEXT
424 INSTRUCTION FOLLOWING THE MCLKB INSTRUCTION.

429 5.1.15 SCOPE

430 THIS SUBROUTINE CALL IS PLACED BETWEEN EACH SUBTEST IN THE INSTRUCTION
431 SECTION. IT RECORDS THE STARTING ADDRESS OF EACH SUBTEST AS IT IS
432 BEING ENTERED IN LOCATION "LAD". IF A SCOPE LOOP IS REQUESTED, THE
433 CURRENT SUBTEST WILL BE LOODED UPON. THE CONTENTS OF LAD MAY BE USED
434

MAINDEC-11-DZRSE-C
DZRSEC.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 13

M01

435

TO DETERMINE THE LAST SUBTEST SUCCESSFULLY COMPLETED.

436 MAINDEC-11-DZRSE-C RH11-RS03 BASIC FUNCTION DIAGNOSTIC PAGE 9
437 DESCRIPTION

438 439 440 5.1.16 HALT

441 442 THIS ROUTINE PRINTS OUT AN ERROR MESSAGE (SEE 6.1). TO INHIBIT
443 TYPEOUTS, PUT SW<13> ON A 1.

444 445 446 447 5.1.17 TRAPCATCHER

448 449 A ".+2" - "HALT" SEQUENCE IS REPEATED FROM 0 - 776 TO CATCH ANY
450 UNEXPECTED TRAPS. THUS ANY UNEXPECTED TRAPS OR INTERRUPTS WILL HALT AT
451 THE VECTOR + 2.

452 453 454 455 456 6. ERRORS

457 458 459 460 461 6.1 ERROR PRINTOUT

462 463 THE FORMAT IS AS FOLLOWS:

464 ADR CS1 = ----- CS2 = ----- ER = -----
465 GOOD = ----- BAD = -----

466 WHERE:

467 468 CS1,CS2,ER ETC. = RH11/R504 REGISTERS.
469 GOOD = EXPECTED DATA.
470 BAD = DATA RECEIVED.

471 472 TO FIND THE FAILING TEST, LOOK AT THE LISTING ABOVE THE ADDRESS TYPED.

473 474 475 476 477 6.2 ERROR RECOVERY

478 RESTART AT 200 OR AT 220

479 480 481 482 483 7. RESTRICTIONS

484 485 486 487 488 NONE

489 490 491 8. MISCELLANEOUS

8.1 EXECUTION TIME

B02

MAINDEC-11-DZRSE-C
DZRSEC.P11

RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 15

492

A BELL WILL RING WITHIN ONE AND A HALF MINUTES WITH ALL SWITCHES DOWN.

493 MAINDEC-11-DZRSE-C RH11-RS03 BASIC FUNCTION DIAGNOSTIC PAGE 10
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548

MAINDEC-11-DZRSE-C RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

8.2 STACK POINTER

STACK IS INITIALLY SET TO 500

9. TEST DESCRIPTION

1. TEST FOR ONLINE DRIVES

SET ERROR BITS IN RSER. THIS CAUSES ATTENTION SUMMARY BITS TO SET IN RSAS. DO FOR ALL DRIVES. RSAS HAS NOT YET BEEN TESTED. SO IN THE CASE OF NO BITS IN RSAS SETTING, DRIVE 0 IS TESTED.

2. RESET TEST FOR REGISTERS

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC, RSDB, AND RSMR. DO A RESET AND TEST ALL R/W BITS TO BE CLEARED.

3. SET AND CLEAR ALL REGISTERS

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC, RSDB AND RSMR AND TEST. SET ALTERNATE BITS AND CHECK TO MAKE SURE BITS ARE NOT TIED TOGETHER. NOW SET ALL BITS AND CLEAR THEM TO MAKE SURE ALL CAN BE CLEARED ONCE SET.

4. TEST "CLEAR BIT" IN RSCS2

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC, RSDB, AND RSMR. SET CLEAR BIT IN RSCS2. NOW TEST ALL R/W BITS FOR 0 IN ALL THE ABOVE REGISTERS.

5. TEST DLT AND TRE BITS

DO A READ FROM THE SILO. THIS SHOULD CAUSE A DLT AND A TRE ERROR BECAUSE THE SILO IS EMPTY.

6. CLEAR DLT AND TRE

CLEAR BY SETTING TRE IN RSCS1 AND TEST.

7. LOAD RSDB WITH ALL ONES AND ALL ZEROS

LOAD RSDB WITH A WORD OF ZEROS AND A WORD OF ONES. WAIT FOR "OR" TO SET AND THEN CHECK OUTPUT OF SILO. IF OR DID NOT SET ERROR MESSAGE APPEARS.

8. TEST FOR 66 LOCATIONS IN SILO

THIS IS DONE BY PUTTING A BINARY COUNT IN EVERY LOCATION AND

D02

MAINDEC-11-DZRSE-C
DZRSEC.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 17

549

CHECKING THE OUTPUT FOR 66 WORDS.

550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605

MAINDEC-11-DZRSE-C RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 11

9. TEST DLT ERROR

THIS IS DONE BY LOADING THE SILO WITH 67 WORDS WITHOUT READING ANY OUT. THIS SHOULD CAUSE DLT TO SET.

10. FLOAT A "1" AND A "0" THROUGH THE SILO

LOAD THE SILO WITH A WORD OF ZEROS AND FLOAT A "1" THROUGH THE WORD. THEN LOAD THE SILO WITH A WORD OF ALL ONES AND FLOAT A "0" THROUGH THE WORD. CHECK THE OUTPUT OF THE SILO FOR THE CORRECT ANSWER.

11. TEST PROGRAM INTERRUPT

THE PROGRAM FORCES A INTERRUPT BY MOVING A 300 INTO RSCS1.

12. MAINTENANCE TIMING TEST

THE FOLLOWING TEST ON THE RS03 DISK IS A SINGLE-STEPPED MAINTENANCE MODE TEST ON THE RS03 TIMING LOGIC. THE ACTUAL DISK SURFACE IS SUBSTITUTED BY THE MAINTENANCE REGISTER, I.E. THE PROGRAM WILL SUPPLY ALL "DISK CLOCK" PULSES TO DRIVE THE TIMING LOGIC. WE ARE TESTING THE ENTIRE "TIMING TRACK", INDEX PULSE FUNCTION, RESYNC AREA, SECTOR COUNTER, ETC.

- PUT DRIVE INTO MAINTENANCE MODE.
- ASSERT INDEX PULSE TO INITIALIZE DRIVE TIMING LOGIC.
- INDEX PULSE SHOULD CLEAR LOOK-AHEAD REGISTER.
- CLOCK TIMING TO STEP THROUGH RESYNC PERIOD.
- CHECK FOR SECTOR PULSE.
- PERFORM MAINTENANCE CLOCK OPERATION TO CHECK FOR 64 SECTOR PULSES.
- THE LOOK-AHEAD REGISTER SHOULD NOW POINT TO THE CURRENT SECTOR.
- REPEAT STEPS TO CLOCK THROUGH ALL THE SECTORS TO CHECK SECTOR COUNT.

13. SECTOR FRACTION TEST

CLOCK THROUGH AN ENTIRE TRACK IN MAINTENANCE MODE WHILE CHECKING FOR THE PROPER OPERATION OF THE LOOK-AHEAD REGISTER AND THE SECTOR FRACTION COUNTER.

- INITIALIZE DRIVE AND STEP THROUGH RESYNC AREA.
- CHECK FOR SECTOR PULSE.
- LOOK-AHEAD REGISTER SHOULD = 0.
- STEP THROUGH THE PREAMBLE AREA AND SECTOR DATA AREA WHILE CHECKING THE SECTOR FRACTION.
- CHECK FRACTIONS TO CHANGE AFTER THE CORRECT NUMBER OF MAINTENANCECLOCKS.

F02

MAINDEC-11-DZRSE-C
DZRSEC.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 19

606
607

WHEN THE LAST WORD IS BEING TRANSFERRED, SECTOR AND FRACTION
IS EQUAL TO 7777 TO INDICATE LAST WORD ON THIS TRACK --

608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663

MAINDEC-11-DZRSE-C RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 12

HANDLE END OF TRACK SPECIAL FOR THE LOOK-AHEAD REGISTER WILL CLEAR THE FRACTION BITS IF ANOTHER WORD IS CLOCKED. RSLA SHOULD INDICATE 7700 ON ANOTHER MAINTENANCE CLOCK.

14. DISK ILLEGAL FUNCTION TEST

TEST ILLEGAL FUNCTION (ILF) IN RSER. SEND AN ILLEGAL FUNCTION CODE TO THE DRIVE CONTROL REGISTER WITHOUT SETTING THE GO BIT. THE "ILF" BIT SHOULD NOT BE SET. THE "GO" BIT IS THEN SET. A CHECK IS THEN MADE FOR "ATA" AND "ERR" TO BE SET IN THE DRIVE STATUS REGISTER (RSDS) AND "ILF" IN THE DRIVE ERROR REGISTER (RSER). ALL ILLEGAL FUNCTION CODES ARE CHECKED.

15. TEST THE DRIVE NO-OP CODES 1 AND 21

THIS IS TESTED WITH AND WITHOUT ERRORS BEING SET TO PROVE THAT IT DOESN'T CHANGE ANYTHING.

16. DRIVE SEARCH TEST 1

A DRIVE SEARCH FUNCTION IS GIVEN TO THE DRIVE FOR SECTOR 3. (SECTOR 41, IF SECTOR INTERLEAVING IS ENABLED) THE POSITIONING IN PROGRESS BIT (PIP) AND THE DRIVE READY BIT (DRY) IN THE DRIVE STATUS REGISTER (RSDS) ARE CHECKED. THE ADDRESS CONFIRM BIT (AC) IS ALSO CHECKED.

17. DRIVE SEARCH TEST 2

THIS TEST INITIALIZES A DRIVE SEARCH FUNCTION FOR SECTOR 0 WHEN THE DRIVE IS CURRENTLY AT THE DESIRED SECTOR. THE SEARCH FUNCTION SHOULD NOT BE COMPLETED UNTIL THE DRIVE MAKES A COMPLETE REVOLUTION AND REACHES THE BEGINNING OF THE DESIRED SECTOR.

18. REGISTER MODIFICATION REFUSED TEST

RMR IN THE DRIVE ERROR REGISTER (RSER) SHOULD SET BY TRYING TO MODIFY ONE OF THREE DRIVE REGISTERS WHILE THE DRIVE IS BUSY DURING A DRIVE SEARCH FUNCTION.

1. RSCS1
2. RSDA
3. RSER

TEST THAT RMR DOES NOT SET WHEN MODIFYING THE ATTENTION SUMMARY REGISTER (RSAS).

19. DRIVE SELECT TEST

THE PROGRAM LOADS A DRIVE REGISTER, OF THE DRIVE UNDER TEST, TO ALL ONES. THE PROGRAM THEN FINDS A NON-EXISTENT DRIVE AND

MAINDEC-11-DZRSE-C
DZRSEC.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 21

H02

664
665

TRIES TO LOAD ITS REGISTER WITH ALTERNATE ONES AND ZEROS.
THIS SHOULD CAUSE "NED" TO SET IN RSCS2. THE PROGRAM

MAINDEC-11-DZRSE-C RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION PAGE 13

666
667
668
669
670 RE-SELECTS THE DRIVE UNDER TEST AND CHECKS ITS REGISTER TO
671 SEE IF IT WAS MODIFIED. IT SHOULD CONTAIN ALL ONES.
672
673
674

20. MAINTENANCE WRITE TEST

675 THIS IS AN RS04 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR
676 WRITE TEST. WE ARE TESTING THE COMPLETE DATA PATH FOR A DATA
677 TRANSFER TO THE DISK. MILLER ENCODED DATA TO BOTH SURFACES
678 IS CHECKED ALONG WITH CORRECT GENERATION OF THE CRC WORD AT
679 THE END OF THE SECTOR. INDEX PULSES, RESYNC, TIMING
680 PREAMBLE, AND SECTOR PULSES ARE ALSO CHECKED.
681
682
683

21. MAINTENANCE READ TEST

684 THIS IS AN RS04 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR
685 READ TEST. WE ARE TESTING THE COMPLETE DATA PATH FROM THE
686 DISK DECODING LOGIC TO CORE MEMORY. (THE PHASE LOCK LOOP IS
687 NOT TESTED IN MAINTENANCE MODE.)
688
689

22. MAINTENANCE MODE DATA WRITE CHECK TEST

690 A ONE SECTOR TRANSFER IS DONE WITH A WRITE CHECK FUNCTION.
691 WITHIN THE RS04, A WRITE CHECK FUNCTION IS IDENTICAL TO A
692 READ FUNCTION.
693
694

23. MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

695 THE RS03 DISK IS SET UP TO READ (IN MAINTENANCE MODE) ONE
696 SECTOR OF A SPECIALLY CREATED DATA PATTERN WHICH LEAVES ONLY
697 ONE BIT SET IN THE CRC REGISTER PRIOR TO CHECKING THE CRC
698 WORD. THE CORRESPONDING CRC WORD IS THEN "READ" RESULTING
700 IN NO DCK ERROR. THE DATA PATTERN IS THEN MODIFIED (BY
701 SHIFTING) AND THE ENTIRE READ SEQUENCE REPEATED UNTIL ALL 16
702 BITS IN THE CRC REGISTER HAVE BEEN CHECKED.
703
704

24. MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

705 THIS TEST IS SIMILAR TO CRC TEST 1 EXCEPT THAT THE DATA
706 PATTERN HAS BEEN MODIFIED TO LEAVE A SINGLE BIT SET IN THE
707 CRC REGISTER AFTER BOTH DATA AND CRC WORDS HAVE BEEN "READ".
708 THIS CAUSES A DCK ERROR. THE READ SEQUENCE IS REPEATED 16
709 TIMES TO TEST THAT EACH BIT IN THE CRC REGISTER CAN CAUSE A
710 DCK ERROR.
711
712

25. IGNORE FUNCTION TEST

713 PUT THE DISK IN MAINTENANCE MODE AND SET ERROR CONDITIONS IN
714 THE DRIVE ERROR REGISTER (RSER). TRY TO START A READ
715 TRANSFER. THE "GO" BIT IN RSCS1 SHOULD NOT SET. MISSED
716 TRANSFER ERROR (MFE) SHOULD SET IN RSCS2 WHICH IN TURN SHOULD
717 CAUSE "TRE" AND "SC" TO SET IN RSCS1.
718
719
720
721

MAINDEC-11-DZRSE-C
DZRSEC.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 23

J02

722

26. INVALID ADDRESS TEST

723 MAINDEC-11-DZRSE-C RH11-RS03 BASIC FUNCTION DIAGNOSTIC
724 DESCRIPTION PAGE 14
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778

FLOAT A 1 THROUGH THE FOUR SPARE ADDRESS BITS IN THE DISK ADDRESS REGISTER (RSDA). THIS SHOULD CAUSE "IAE" TO SET IN THE ERROR REGISTER (RSER) WHEN A READ FUNCTION IS LOADED INTO RSCS1 WHICH IN TURN SHOULD CAUSE ATTENTION TO SET IN THE DRIVE STATUS REGISTER (RSDS) AND "TRE" AND "SC" TO SET IN THE CONTROL REGISTER (RSCS1).

27. DISK OPERATION INCOMPLETE (OPI) ERROR TEST

PUT DISK IN MAINTENANCE MODE AND START A READ COMMAND. THEN ISSUE THREE DISK "INDEX" PULSES TO SIMULATE A COMPLETE ROTATION OF THIS DISK SURFACE. THE THIRD INDEX PULSE SHOULD CAUSE OPERATION INCOMPLETE (OPI) TO SET IN THE DRIVE ERROR REGISTER (RSER) AND "ATA" AND "ERR" IN THE DRIVE STATUS REGISTER (RSDS).

28. PARITY ERROR TEST

SET "PAT" BIT IN RSCS2. WRITE A DRIVE REGISTER. "PAR" SHOULD SET IN THE DRIVE ERROR REGISTER (RSER) WHICH SHOULD CAUSE "ATA" TO SET IN RSAS AND 'SC' TO SET IN RSCS1.

29. MAINTENANCE MODE INTERRUPT TEST

IN THIS TEST THE INTERRUPT ENABLE (I.E.) BIT IS SET. A TWO SECTOR WRITE COMMAND IS GIVEN. AN "RMR" ERROR IS THEN CAUSED WHILE THE FIRST SECTOR IS BEING WRITTEN. WHEN THE FUNCTION IS COMPLETED, THE DRIVE SHOULD INTERRUPT.

30. DISK ADDRESS OVERFLOW (AOE) TEST

SET UP TO TRANSFER 2 SECTORS TO THE DISK, STARTING AT TRACK 77 SECTOR 77 TO CAUSE A DISK ADDRESS OVERFLOW CONDITION. ALSO CHECK LAST BLOCK TRANSFER (LBT) BIT TO SET IN THE RSDS REGISTER.

31. MAINTENANCE VERIFY TEST

THIS TEST WILL ONLY RUN IF SWITCH 11 IS SET IN THE "SWITCH REGISTER" FOR IT WILL ACTUALLY WRITE DATA ONTO THE DISK. IT WILL WRITE ONE TRACK OF ALL ONES. THE DRIVE IS THEN PLACED IN MAINTENANCE MODE AND IT WILL THEN WRITE ONE SECTOR OF THE SAME TRACK WITH ALL ZEROS. THE DRIVE IS THEN TAKEN OUT OF "MAINTENANCE MODE" AND THE TRACK IS THEN READ. THE TRACK SHOULD CONTAIN ALL ONES.

%

TITLE MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
;COPYRIGHT 1974, 1975, 1976 DIGITAL EQUIPMENT CORP., MAYNARD, MASS.
;PROGRAM BY STANLEY HARACKIEWICZ

		SWITCH		USE
779				
780				
781				
782	100000	SW15= 100000		;HALT ON ERROR
783	040000	SW14= 40000		;LOOP ON TEST
784	020000	SW13= 20000		;INHIBIT ERROR TYPEOUTS
785	010000	SW12= 10000		;TYPEOUT ALL ERRORS IN DATA COMPARE ROUTINE
786	004000	SW11= 4000		;RUN MAINTENANCE MODE VERIFY TEST
787	002000	SW10= 2000		;0 - BELL ON PASS COMPLETE
788	001000	SW9= 1000		;1 - BELL ON ERROR
789	000400	SW8= 400		;LOOP ON ERROR
790	000000	.= 0		;LOOP ON TEST IN SW<7:0>
791	000046	.= 46		;TRAP CATCHER FROM 0 - 776
792	000046	.= 52		;HOOKS FOR ACT 11
793	000046 021736	\$ENDAD		
794	000052			
795	000052 040000	BIT14		
796				
797	000174	.= 174		;SOFTWARE SWITCK REGISTER LOCATION
798	000174 000000	DISPREG: 0		
799	000176 000000	SWREG: 0		
800				
801	000200	.= 200		
802	000200 000137	000232	JMP	@#BEGIN1
803				
804	000220	.= 220		
805	000220 052737	000100 001146	BIS	#BIT6,FLAG3 ;TEST ALL DRIVES
806	000226 000137	001240	BEGIN2: JMP	@#BEGIN
807				
808	000232 042737	000100 001146	BEGIN1: BIC	#BIT6,FLAG3 ;CLEAR MULTI DRIVE FLAG
809	000240 000772	BR	BEGIN2	
810				
811				

812
813 000001 N= 1 ;INITIALIZE FOR NEWTST
814 104000 HLT= EMT ;SET HLT TO EMT FOR ERROR TYPEOUTS
815 177776 PS= 177776 ;PROCESSOR STATUS
816 177776 PSW= PS ;PROCESSOR STATUS WORD
817 000007 BELL= 7 ;BELL
818 000000 R0= %0 ;R0 - DEFINE REGISTERS
819 000001 R1= %1 ;R1
820 000002 R2= %2 ;R2
821 000003 R3= %3 ;R3
822 000004 R4= %4 ;R4
823 000005 R5= %5 ;R5
824 000006 SP= %6 ;R6 - STACK POINTER
825 000007 PC= %7 ;R7 - PROGRAM COUNTER
826 000001 BIT0= 1 ;BIT EQUATES
827 000002 BIT1= 2
828 000004 BIT2= 4
829 000010 BIT3= 10
830 000020 BIT4= 20
831 000040 BIT5= 40
832 000100 BIT6= 100
833 000200 BIT7= 200
834 000400 BIT8= 400
835 001000 BIT9= 1000
836 002000 BIT10= 2000
837 004000 BIT11= 4000
838 010000 BIT12= 10000
839 020000 BIT13= 20000
840 040000 BIT14= 40000
841 100000 BIT15= 100000
842 000001 GOOD= %1 ;FOR GOOD DATA
843 000000 BAD= %0 ;FOR BAD DATA
844

845	001000	. =	1000	
846				
847	001000	000000	ICNT:	0 ;LH = ITERATION COUNT ;RH = TEST NO.
848	001002	000000	ERRORS:	0 ;ERROR COUNT
849	001004	000000	PCNT:	0,0 ;2 WORD PASS COUNT
850	001010	000000	LAD:	0 ;LOOP ADDRESS FOR SCOPE
851	001012	000000	HLTADR:	0 ;ADDRESS OF LAST HLT INSTRUCTION EXECUTED
852	001014	001000	FILCHR:	1000 ;FILCHR=0 (CHAR) ;FILCHR+1=2 (COUNT)
853	001016	177564	TPS:	177564 ;OUTPUT STATUS REGISTER
854	001020	177560	TKS:	177560
855	001022	177562	TKB:	177562
856	001024	177566	TPB:	177566 ;OUTPUT BUFFER
857	001026	177570	SWR:	177570 ;SWITCH REGISTER
858	001030	177570	DISPLAY:	177570 ;DISPLAY REGISTER
859				
860	001100	. =	1100	
861				
862				;DISK I/O REGISTERS
863				
864	001100	172040	RSCS1:	172040 ;DISK CONTROL + STATUS REGISTER
865	001102	172050	RSCS2:	172050 ;DISK CONTROL + STATUS REGISTER
866	001104	172042	RSWC:	172042 ;WORD COUNT REGISTER
867	001106	172044	RSBA:	172044 ;BUS ADDRESS
868	001110	172046	RSDA:	172046 ;DISK ADDRESS (DESIRED ADDRESS)
869	001112	172052	RSDS:	172052 ;DRIVE STATUS
870	001114	172054	RSER:	172054 ;ERROR REG.
871	001116	172056	RSAS:	172056 ;ATTENTION SUMMARY
872	001120	172060	RSLA:	172060 ;LOOK AHEAD
873	001122	172062	RSDB:	172062 ;DATA BUFFER REGISTER
874	001124	172064	RSMR:	172064 ;MAINTENANCE REGISTER
875	001126	172066	RSDT:	172066 ;DRIVE TYPE REGISTER
876	001130	000204	RSVEC:	204 ;INTERRUPT VECTOR
877	001132	000206	RSVCP5:	206 ;INTERRUPT PRIO. VECTOR
878	001134	172041	RSCS1B:	172041 ;ODD BYTE ADD FOR CS1
879	001136	172051	RSCS2B:	172051 ;ODD BYTE ADD FOR CS2
880	001140	172043	RSWCB:	172043 ;ODD BYTE ADD FOR CW
881	001142	172045	RSBAB:	172045 ;ODD BYTE ADD FOR BA
882				

883 ;BIT ASSIGNMENTS FOR ERROR TYPEOUTS
 884 ;THE RS REGISTERS ARE DIVIDED INTO 3 GROUPS.
 885 ;CS1,CS2 AND ER ARE IN THE FIRST GROUP. THIS GROUP IS ALWAYS
 886 ;TYPED WITH EITHER OF THE OTHER GROUPS. AS,BA,DA, WC AND DS
 887 ;ARE IN THE SECOND GROUP. DT,DB,MR, AND LA ARE IN THE 3RD
 888 ;GROUP. YOU CAN NOT INTERMIX GROUP 2 OR 3. THEY HAVE
 889 ;TO BE TYPED SEPERATELY.
 890 ;EXAMPLE: HLT !CS1!AS!BA
 891 ; HLT !CS1!DT!DB

893 000001	CS1=1	;CONTROL AND STATUS 1
894 000002	ER=2	;CONTROL AND STATUS 2
895 000004	DA=4	;DESIRED ADD
896 000010	WC=10	;WORD COUNT
897 000020	BA=20	;BUS ADDRESS
898 000040	DS=40	;DRIVE STATUS
899 000100	AS=100	;ATTENTION SUMMARY
900 000200	CS2=200	;CONTROL AND STATUS REG
901 000204	LA=204	;LOOK AHEAD
902 000210	DB=210	;DATA BUFFER
903 000220	MR=220	;MAINTENANCE
904 000240	DT=240	;DRIVE TYPE

;BIT ASSIGNMENTS FOR THE REGISTER BITS

908 040000	TRE=40000	;TRANSFER ERROR CS1
909 100000	SC=100000	;SPECIAL CONDITIONS CS1
910 000100	IR=100	;INPUT READY CS2
911 000200	OR=200	;OUTPUT READY CS2
912 002000	PGE=2000	;PROGRAM ERROR-CS2
913 010000	NED=10000	;NON-EXISTENT DRIVE CS2
914 040000	WCE=40000	;WRITE CHECK ERROR-CS2
915 100000	DLT=100000	;DATA LATE ERROR CS2
916 000200	DRY=200	;DRIVE READY DS
917 020000	PIP=20000	;POSITIONING IN PROGRESS DS
918 002000	LBT=2000	;LAST BLOCK TRANSFER-DS
919 040000	ERR=40000	;ERROR DS
920 100000	ATA=100000	;ATTENTION ACTIVE-DS
921 001000	DAO=1000	;DISK OVERFLOW ERROR-ER
922 100000	DCK=100000	;DATA CHECK ERROR-ER
923 000010	BAI=10	;BUS ADDR INCREMENT INHIBIT
924 000100	IE=100	;INTERRUPT INABLE CS1

925
926
927 001144 000000
928 001146 000000
929 001150 000000
930 001152 000000
931 001154 000000
932 001156 000000
933 001160 000000
934 001162 000000
935 001164 000000
936 001166 000000
937 001170 000000
938 001172 000000
939 172100
940 001174 000000
941 001176 000000 000000
942 001202 000000
943 001204 000000
944 001206 000000
945 001210 000000
946 001212 000000
947 001214 000000
948 001216 000000
949 001220 000000
950 001222 000000
951 001224 000000
952 001226 000000
953 001230 000000
954 001232 000000
955 001234 000000
956 001236 000000

;WORKING LOCATIONS

FLAG2: 0 ;SECOND FLAG WORD
FLAG3: 0 ;3RD FLAG WD
LSTEV: 0 ;LAST EVEN BIT TRANSFERED
LSTOD: 0 ;LAST ODD BIT TRANSFERED
NOWEV: 0 ;PRESENT EVEN BIT BEING XFERED
NOWOD: 0 ;PRESENT ODD BIT BEING XFERED
RSO: 0 ;SAME
UNNUM: 0 ;UNIT CURRENTLY BEING TESTED
UNITSV: 0 ;SET BIT=UNIT ON BUS
UNCMP: 0 ;FOR COMPARING FOR # OF DEVICE
ONCEE: 0 ;DID WE TEST ANY DRIVES
TIMSV: 0 ;SAVE LOC FOR TIME
MPRD=172100 ;PARITY REG
SAVEE: 0 ;WORK LOC
MCCNT: 0,0 ;MAINT CLOCK COUNT
WCRC: 0 ;WORK LOC FOR CREATING CRC WORD
REPT: 0 ;REPEAT COUNTER
REPT1: 0 ;REPEAT COUNTER
CLKCNT: 0 ;CLOCK COUNTER FOR EACH WORD
INBIT: 0 ;USED IN CRC CAL ROUTINE
WK15: 0 ;USED IN CRC CAL ROUTINE
WORK: 0
WORK0: 0
WORK1: 0
WORK2: 0
WORK3: 0
WORK4: 0
WORK5: 0
WORK6: 0
LAFLAG: 0 ;FLAG FOR LA DONE TYPE OUT

957 ;DISCRIPTION OF BITS IN LOCATION ONCEE
958
959 :BIT0 MEANS FOUND DRIVE
960 :BIT1 ERROR DO NOT CHANGE ILLEGAL FUNCTION
961 :BIT2 ERROR FLAG
962 :BIT3 TESTING CODE 21 FLAG
963 :BIT5 TYPEOUT CLOCK COUNT
964 :BIT6 1ST TRANSFER WORD FLAG
965 :BIT7 WRITTING LAST WORD OF SECOTR
966 :BIT8 TRANSFERRING CRC WORD
967 :BIT9 FOR INTERLEAVED DRIVES
968 :BIT10 1ST TIME FLAG IN SECTOR FRACTION TEST
969 :BIT11 DO TKSEL TEST
970 :BIT12 TYPE COULD NOT FIND NED ONLY ONCE
971 :BIT13 TYPE NO MEM ON B PORT ONLY ONCE
972 :BIT14 0- DO WCE WITH 0 -1 DO WCE WITH 1
973 :BIT15 MEANS ERROR FOUND
974
975 ;DISCRIPTION OF BITS IN LOCATION FLAG2
976
977 :BIT0 SWITCH FOR RWCLK IN MR REG
978 :BIT1 MAINTENANCE MODE VERIFY TEST
979 :BIT2 IN WRITE CK TEST FOR CLKRI ROUTINE
980 :BIT3 DONE 1ST CRC WD IN CRC TEST
981 :BIT4 1ST TIME THROUGH IN CRC TEST
982 :BITS IN CRC TEST
983 :BIT7 DOING FIRST XFER WD IN XBIT
984 :BIT8 XFER DATA BITS 16 AND 17 IN XBIT ROUTINE
985 :BIT9 SAME
986 :BIT10 XFER CRC BITS 16 AND 17 IN XBIT ROUTINE
987 :BIT11 USED IN RBIT ROUTINE FOR DATA BITS 17 AND 16

988	001240	012706	000500		BEGIN:	MOV	#500,SP	SET STACK TO *** 500 ***
989	001244	012737	025760	000024		MOV	#POWER, @#24	SET UP PF VECTOR
990	001252	012737	000340	000026		MOV	#340, @#26	LOCK OUT THE WORLD
991	001260	012737	025406	000030		MOV	#HLT, @#30	SET EMT VECTOR
992	001266	012737	000340	000032		MOV	#340, @#32	LOCK UP
993	001274	012737	026414	000034		MOV	#TRAP, @#34	SET TRAP VECTOR
994	001302	012737	000340	000036		MOV	#340, @#36	LOCK UP
995	001310	005037	001000			CLR	ICNT	INIT ICNT
996	001314	005037	001010			CLR	LAD	INIT LAD
997	001320	042737	000020	001146		BIC	#BIT4,FLAG3	CLEAR TEST ONLY ONE DRIVE FLAG
998	001326	005037	001236			CLR	LAFLAG	CLEAR TYPE FLAG FOR LA DSK
999	001332	042737	177677	001144		BIC	#177677,FLAG2	
1000	001340	042737	153777	001170		BIC	#153777,ONCEE	
1001	001346	032737	000100	001146		BIT	#BIT6,FLAG3	
1002	001354	001402				BEQ	55	;TEST ALL DRIVES?
1003	001356	000137	002006			JMP	@#MULTII	;ASK
1004	001362	104402	001366		5S:			
1005	001424	104412				TYPE	,.+2	.ASCIZ <15><12>"TEST ALL DRIVES? (Y OR N) "
1006	001426	122737	000131	026374		ROLIN		
1007	001426	122737				CMPB	\$'Y INPUT	;TEST FOR YES
1008	001434	001564				BEQ	MULTII	;YES
1009	001436	052737	000020	001146		BIS	#BIT4,FLAG3	;SET TEST ONLY ONE DRIVE FLAG
1010	001444				1S:			
1011	001444	104402	001450			TYPE	,.+2	.ASCIZ "TYPE UNIT #"
1012	001464	104410				RDOCT		
1013	001466	012604				MOV	(6)+ R4	;GET NUMBER
1014	001470	022704	000010			CMP	\$10, R4	;CORRECT #
1015	001474	101763				BLOS	1S	;NO
1016	001476	010437	001162			MOV	R4,UNNUM	;SET UNIT #
1017	001502	005002				CLR	R2	;CLEAR WORK AREA
1018	001504	000261				SEC		;SET CARRY
1019	001506	006102			2S:	ROL	R2	;SET WORK BIT
1020	001510	005704				TST	R4	;IS THIS BIT CORRESPOND WITH CORRECT DRIVE #
1021	001512	001402				BEQ	3S	;YES
1022	001514	005304				DEC	R4	;NO TRY AGAIN
1023	001516	000773				BR	2S	;TEST AGAIN
1024	001520	010237	001164		3S:	MOV	R2,UNITSV	;SET DRIVE BIT IN UNITSV
1025	001524	010237	001166			MOV	R2,UNCMP	;SET UNIT COMPARE
1026	001530	013777	001162	177344		MOV	UNNUM,@RSCS2	;LOAD DRIVE
1027	001536	012777	177777	177350		MOV	8-1,@RSER	;LOAD ERRORS
1028	001544	022777	000004	177354		CMP	84,@RSOT	;RS04LA?
1029	001552	001033				BNE	6S	;NO
1030	001554	104402	001560			TYPE	,.+2	.ASCIZ <15><12>"THIS IS A RS03LA IT WILL BE TESTED AS A
1031	001642				6S:			
1032	001642	104402	001646			TYPE	,.+2	.ASCIZ "ALL ERROR LIGHTS ON SELECTED UNIT SHOULD BE ON
1033	001756	000000				HALT		;WAIT FOR LIGHTS TO BE CHECKED
1034	001760	023777	001164	177130		CMP	UNITSV,@RSAS	;DID CORRECT ATA SET
1035	001766	001405				BEQ	4S	
1036	001770	017700	177122			MOV	@RSAS,BAD	;GET RSAS
1037	001774	013701	001164			MOV	UNITSV,GOOD	;GET CORRECT AND
1038	002000	104000				HLT		;RSAS=BAD GOOD=CORRECTIONS
1039								;ATA BIT SHOULD SET FOR ERRORS
1040								;WERE SET IN RSER
1041	002002	000137	002564		4S:	JMP	NOWGO	;START TESTING

1042 ;NOW TEST FOR DRIVES

1043

1044 002006 012701 000010 MULTII: MOV #8, R1
 1045 002012 005077 177064 CLR @RSCS2
 1046 002016 012777 177777 177070 TRY: MOV #-1, @RSER
 1047 002024 005301 DEC R1
 1048 002026 001403 BEQ DVNUM
 1049 002030 005277 177046 INC @RSCS2
 1050 002034 000770 BR TRY
 1051 002036 017737 177054 001164 DVNUM: MOV @RSAS,UNITSV
 1052 002044 012737 000401 001166 MOV #401,UNCMP
 1053 002052 012737 000000 001162 MOV #0,UNNUM
 1054 002060 032777 020000 176740 BIT #BIT13,@SWR
 1055 002066 001015 BNE STTEST
 1056 002070 104402 002074 TYPE .+2
 1057 002114 042737 100000 001170 BIC #BIT15,ONCEE
 1058 002122 033737 001166 001164 STTEST: BIT UNCMP,UNITSV
 1059 002130 001510 BEQ TRYNX
 1060 002132 013777 001162 176742 MOV UNNUM,@RSCS2
 1061 002140 022777 000000 176760 3S: CMP \$0,@RSOT
 1062 002146 001454 BEQ 1S
 1063 002150 022777 000001 176750 CMP \$1,@RSOT
 1064 002156 001450 BEQ 1S
 1065 002160 022777 000004 176740 CMP \$4,@RSOT
 1066 002166 001071 BNE TRYNX
 1067 002170 005737 001236 TST LAFLAG
 1068 002174 001041 BNE 1S
 1069 002176 032777 020000 176622 BIT #BIT13,@SWR
 1070 002204 001061 BNE 4S
 1071 002206 104402 002212 TYPE .+2
 1072 002216 013746 001162 MOV UNNUM,-(6)
 1073 002222 104406 TYPES
 1074 002224 104402 002230 1S: TYPE .+2
 1075 002300 032777 020000 176520 BIT #BIT13,@SWR
 1076 002306 001020 BNE 4S
 1077 002310 032737 100000 001170 BIT #BIT15,ONCEE
 1078 002316 001404 BEQ 5S
 1079 002320 104402 002324 TYPE ,.+2
 1080 002330 013746 001162 MOV UNNUM,-(6)
 1081 002334 104406 TYPES
 1083 002336 104402 000040 TYPE .40
 1084 002342 042737 100000 001170 BIC #BIT15,ONCEE
 1085 002350 000505 4S: BR NOWGO
 1086 002352 032737 000020 001146 TRYNX: BIT #BIT4,FLAG3
 1087 002360 001074 BNE DONEE
 1088 002362 006337 001166 1S: ASL UNCMP
 1089 002366 103403 BCS CHCKDV
 1090 002370 005237 001162 INC UNNUM
 1091 002374 000652 BR STTEST

;PUT 8 INTO R1 FOR COUNT
;SET DEVICE TO ZERO
;CAUSE AN ERROR +SETS BIT IN RSAS REG
;DO A MAXIMUM OF 8 TIMES
;TESTED FOR ALL DRIVES GET OUT
;INCREMENT DRIVE UNIT
;REPEAT FOR NEXT DRIVE
;SAVE
;SETUP TO CMP WITH UNITSV
;PUT 0 INTO UNIT NO.
;INHIBIT TYPE OUT?
;YES
;.ASCIZ <15><12>"TESTING UNIT "
;CLEAR ERROR FLAG
;IS THIS DRIVE ON THE SYSTEM
;NO
;YES PUT UNIT # INTO CS2
;IS THIS A RS03?
;YES
;IS IT A RS03?
;YES
;RS03LA?
;NO
;1ST TIME
;NO
;INHIBIT TYPEOUT
;YES
;.ASCIZ <15><12>
;PUT UNNUM ON STACK
;TYPE STACK IN OCTAL - SUPPRESS
;.ASCIZ " IS A RS03LA WILL TEST IT LIKE A RS03<15><12>
;INHIBIT TYPE OUT?
;YES
;ANY ERRORS?
;NO
;.ASCIZ <15><12><12>
;PUT UNNUM ON STACK
;TYPE STACK IN OCTAL - SUPPRESS
;TYPE SPACE
;CLEAR ERROR FLAG
;NOW TEST
;MULTI DRIVE
;NO
;CHECK NEXT BIT FOR DRIVE
;DID WE TEST ANY REG?
;INC UNIT #
;CHECK FOR NEXT DRIVE

GO3

MAINDEC-11-DZRSE-C
DZRSEC.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC

MACY11 27(732) 25-SEP-76 10:44 PAGE 33

1092 002376 032737 000001 001170 CHCKDV: BIT #BIT0,ONCEE ; DID WE TEST ANY DRIVES?
 1093 002404 001062 001062 BNE DONEE ; YES WE DID TEST A DRIVE
 1094 002406 012737 100000 001166 MOV #100000,UNCMP ; NO DRIVES TESTED, COULD NOT SET
 1095 002414 005037 001162 CLR UNNUM ; ANY AS BITS, THUS DEFAULTS TO
 1096 002420 032777 020000 176400 BIT #BIT13,05WR ; INHIBIT TYPE OUT?
 1097 002426 001050 001162 BNE 4S ; YES
 1098 002430 013746 001162 MOV UNNUM,-(6) ; PUT UNNUM ON STACK
 1099 002434 104406 TYPES TYPE ,40 ; TYPE STACK IN OCTAL - SUPRESS
 1100 002436 104402 000040 TYPE,+2 ; TYPE SPACE
 1101 002442 104402 002446 001166 MOV \$1,UNCMP ; ASCIZ <15><12>"COULD NOT FIND DRIVE WILL TEST DRIVE 0
 1102 002540 012737 000001 001166 HALT ; SETUP TO TEST UNIT 0
 1103 002546 000000 4S: BR NOWGO ; WAIT
 1104 002550 000405 DONEE: MOV \$-1,LAFLAG ; TEST DRIVE 0
 1105 002552 012737 177777 001236 JMP DONE ; SET LA FLAG DRIVE IDENTIFICATION
 1106 002560 000137 021672 ; GET OUT
 1107
 1108 ; THIS TEST IS DESIGNED TO TEST THE ABILITY OF RESET
 1109 ; TO CLEAR ALL THE RH AND RS REGISTERS
 1110
 1111 002564 052737 000001 001170 NOWGO: BIS #BIT0,ONCEE ; SET FOUND DRIVE FLAG
 1112 002572 013737 025404 001172 MOV TIMES,TIMSV ; SAVE TIME
 1113 002600 012737 000001 025404 MOV \$1,TIMES ; ONLY TEST ONCE
 1114 ;*****
 1115 ;TEST 1 RESET TEST FOR REGISTERS
 1116 ;*****
 1117 002606 104400 TST1: SCOPE ;CLEAR ALL BITS IN ALL REG.
 1118 002610 012737 000340 177776 MOV #340,0RPS ;LOCK OUT INTERRUPTS
 1119 002616 013777 001162 176256 MOV UNNUM,0RSCS2 ;LOAD UNIT NO.
 1120 002624 012777 177776 176246 MOV #177776,0RSCS1 ;SET ALL
 1121 002632 012777 177777 176246 MOV #177777,0RSBA ;POSSIBLE R/W
 1122 002640 012777 177777 176242 MOV #177777,0RSDA ;BITS IN THESE REGISTERS
 1123 002646 012777 177777 176240 MOV #177777,0RSER
 1124 002654 012777 177777 176242 MOV #177777,0RSMR
 1125 002662 012777 177777 176214 MOV #177777,0RSCW
 1126 002670 012777 177737 176204 MOV #177737,0RSCS2
 1127 002676 000005 RESET ;CLEAR ALL BITS IN ALL REG.
 1128
 1129 ;TEST RSCS2 FOR CLEARED BITS
 1130
 1131 002700 022777 000100 176174 CMP #100,0RSCS2 ;DID THESE BITS GET CLEARED?
 1132 002706 001401 BEQ +4 ;YES
 1133 002710 104200 HLT !CS2 ;(417) SHOULD BE CLEARED IN CS2
 1134 002712 013777 001162 176162 MOV UNNUM,0RSCS2 ;PUT # OF UNIT IN TEST IN CS2
 1135 002720 022777 010600 176164 CMP #10600,0RSDS ;IS DPR AND MOL SET?
 1136 002726 001401 BEQ +4 ;YES
 1137 002730 104040 HLT !DS ;NO WHY NOT?
 1138
 1139 ;TEST CONTROL AND STATUS REG 1
 1140 002732 022777 004200 176140 CMP #4200,0RSCS1 ;DID THE READY BIT SET?
 1141 002740 001401 BEQ +4 ;YES
 1142 002742 104001 HLT !CS1 ;READY SHOULD BE SET

MAINDEC-11-DZRSE-C
DZRSEC.P11 TST1 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
RESET TEST FOR REGISTERS MACY11 27(732) 25-SEP-76 10:44 PAGE 34

```

1143 ;TEST BUS ADDRESS REGISTER
1144
1145 002744 005777 176136      TST      @RSBA      ;IS BA REG. CLEARED
1146 002750 001401              BEQ      +4        ;YES
1147 002752 104020              HLT      !BA      ;SHOULD BE 0
1148
1149 ;TEST DISK ADDRESS REGISTER
1150
1151 002754 005777 176130      TST      @RSDA      ;IS DA CLEARED
1152 002760 001401              BEQ      +4        ;YES
1153 002762 104004              HLT      !DA      ;SHOULD BE 0
1154
1155 ;TEST ERROR REG RSER
1156
1157 002764 005777 176124      TST      @RSER      ;DID RSER CLEAR?
1158 002770 001401              BEQ      +4        ;YES
1159 002772 104002              HLT      !ER      ;BITS(157015) SHOULD BE CLEARED
1160
1161 ;TEST RS MAINTENANCE REGISTER
1162
1163 002774 032777 000077 176122      BIT      #77,@RSMR      ;DID THESE BITS GET CLEARED
1164 003002 001401              BEQ      +4        ;YES
1165 003004 104220              HLT      !MR      ;BITS(77) SHOULD BE 0
1166
1167 ;TEST WC REG IT SHOULD NOT CHANGE
1168
1169 003006 022777 177777 176070      CMP      #177777,@RSWC      ;DID IT CHANGE?
1170 003014 001401              BEQ      +4        ;NO
1171 003016 104010              HLT      !WC      ;RESET SHOULD NOT MODIFY RSWC
1172
1173 ;TEST RSAS
1174
1175 003020 005777 176072      TST      @RSAS      ;IS REG CLEAR
1176 003024 001401              BEQ      +4        ;YES
1177 003026 104100              HLT      !AS      ;NO

```

```

1178
1179
1180
1181 003030 104400 ;TEST 2 TEST CLEAR BIT IN CS2 ON ALL THE R/W BITS
1182
1183 003032 012737 000340 177776 TTAGG: MOV #340, J#PS ;LOCK OUT INTERRUPTS
1184 003040 013777 001162 176034 MOV UNNUM, JRSCS2 ;LOAD UNIT NO.
1185 003046 012777 043576 176024 MOV #43576, JRSCS1 ;SET ALL
1186 003054 012777 020417 176020 MOV #20417, JRSCS2 ;ALL
1187 003062 012777 177777 176016 MOV #177777, JRSDA ;POSSIBLE
1188 003070 012777 177777 176012 MOV #177777, JRSDA ;REGISTERS
1189 003076 012777 177017 176010 MOV #177017, JRSER
1190 003104 012777 177777 176010 MOV #177777, JRSDB
1191 003112 012777 177777 175764 MOV #177777, JRSCW
1192 003120 012777 020417 175754 MOV #20417, JRSCS2
1193 003126 012777 000071 175770 MOV #71, JRSMR
1194 003134 012777 000040 175740 MOV #40, JRSCS2 ;CLEAR ALL BITS
1195 003142 022777 000100 175732 CMP #100, JRSCS2 ;DID THE RIGHT BITS CLEAR?
1196 003150 001401 BEQ +4 ;YES
1197 003152 104200 HLT !CS2 ;(417) SHOULD BE CLEARED IN CS2
1198 003154 013777 001162 175720 MOV UNNUM, JRSCS2 ;GET DRIVE NUMBER
1199 003162 032777 173577 175710 BIT #173577, JRSCS1 ;DID ALL BITS GET CLEARED
1200 003170 001401 BEQ +4 ;YES
1201 003172 104001 HLT !CS1 ;NO, ALL BITS SHOULD BE 0
1202 ;TEST BUS ADDRESS REGISTER
1203
1204 003174 005777 175706 TST JRSDA ;IS BA REG. CLEARED
1205 003200 001401 BEQ +4 ;YES
1206 003202 104020 HLT !BA ;SHOULD BE 0
1207
1208 ;TEST DISK ADDRESS REGISTER
1209
1210 003204 005777 175700 TST JRSDA ;IS DA CLEARED
1211 003210 001401 BEQ +4 ;YES
1212 003212 104020 HLT !BA ;SHOULD BE 0
1213
1214 ;TEST ERROR REG RSER
1215
1216 003214 032777 177777 175672 BIT #177777, JRSER ;DID THESE BITS GET CLEARED
1217 003222 001401 BEQ +4 ;YES
1218 003224 104002 HLT !ER ;BITS(157015) SHOULD BE CLEARED
1219
1220 ;TEST RS MAINTENANCE REGISTER
1221 003226 032777 000077 175670 BIT #77, JRSMR ;DID THESE BITS GET CLEARED
1222 003234 001401 BEQ +4 ;YES
1223 003236 104220 HLT !MR ;BITS(77) SHOULD BE 0
1224
1225 ;TEST WC REG. IT SHOULD NOT CHANGE
1226 003240 022777 177777 175636 CMP #177777, JRSCW ;DID WC CHANGE
1227 003246 001401 BEQ +4 ;NO
1228 003250 104010 HLT !WC ;WHY DID IT CHANGE?

```

J03

MAINDEC-11-DZRSE-C
DZRSEC.P1! TST3RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
SET AND CLEAR ALL REGISTERS

MACY11 27(732) 25-SEP-76 10:44 PAGE 36

```

1229 ;*****
1230 ;TEST 3      SET AND CLEAR ALL REGISTERS
1231 ;*****
1232 003252 104400 TST3: SCOPE
1233 ;CAN WE SET THE FUNCTION BITS IN THE RSCS1 REG.
1234 ;BITS 7,6,5,4,3,2&1
1235
1236 003254 104414          CLRDK    ;CLEAR ALL RS REG
1237 003256 013737 001172 025404 MOV      TIMSV,TIMES
1238 003264 012777 003576 175606 MOV      #3576,0RSCS1
1239 003272 022777 007776 175600 CMP      #7776,0RSCS1
1240 003300 001401           BEQ      +4
1241 003302 104001           HLT      !CS1
1242 003304 012777 002524 175566 MOV      #2524,0RSCS1
1243 003312 022777 006724 175560 CMP      #6724,0RSCS1
1244 003320 001401           BEQ      +4
1245 003322 104001           HLT      !CS1
1246 003324 012777 001052 175546 MOV      #1052,0RSCS1
1247 003332 022777 005252 175540 CMP      #5252,0RSCS1
1248 003340 001401           BEQ      +4
1249 003342 104001           HLT      !CS1
1250 003344 104400          TST4: SCOPE ;SHOULD = 1252
1251 ;CLEAR THE FUNCTION BITS
1252
1253 003346 012777 043576 175524 MOV      #43576,0RSCS1
1254 003354 005077 175520           CLR      0RSCS1
1255 003360 022777 004200 175512 CMP      #4200,0RSCS1
1256 003366 001401           BEQ      +4
1257 003370 104001           HLT      !CS1
1258 ;*****
1259 ;TEST 5      TEST RSCS2
1260 ;*****
1261 003372 104400 TSTS: SCOPE
1262
1263
1264 003374 000005          RESET   ;CLEAR WORLD
1265 003376 022777 000100 175476 CMP      #100,0RSCS2
1266 003404 001401           BEQ      +4
1267 003406 104200           HLT      !CS2
1268 003410 012777 021037 175464 MOV      #21037,0RSCS2
1269 003416 022777 021137 175456 CMP      #21137,0RSCS2
1270 003424 001405           BEQ      15
1271 003426 017700 175450           MOV      0RSCS2,BAD
1272 003432 012701 021137           MOV      #21137,GOOD
1273 003436 104000           HLT      ;WHAT CS2 SHOULD =
                                         ;CS2 = BAD GOOD = CORRECT ANS

```

2000

K03

MAINDEC-11-DZRSE-C
DZRSEC.P11 TSTS RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 37

1274	003440	012777	020025	175434	1\$:	MOV	#20025, @RSCS2	;SET THESE BITS
1275	003446	022777	020125	175426		CMP	#20125, @RSCS2	;DID THESE BITS GET SET
1276	003454	001401				BEQ	.+4	;YES
1277	003456	104200				HLT	:CS2	;NO CS2 SHOULD = 20125
1278	003460	012777	000012	175414		MOV	#12, @RSCS2	;LOAD THESE BITS
1279	003466	022777	000112	175406		CMP	#112, @RSCS2	;DID THESE BITS GET SET IN CS2
1280	003474	001401				BEQ	.+4	;YES
1281	003476	104200				HLT	:CS2	;BAD = CS2 GOOD = CORRECT ANS
1282	003500	012777	177777	175374		MOV	#-1, @RSCS2	;SET BITS
1283	003506	005077	175370			CLR	@RSCS2	;CLEAR THEM
1284	003512	022777	000100	175362		CMP	#100, @RSCS2	;DID CLEAR WORK
1285	003520	001401				BEQ	.+4	;YES
1286	003522	104200				HLT	:CS2	;R/W BITS DID NOT CLEAR
1287	003524	013777	001162	175350		MOV	UNNUM, @RSCS2	;GET UNIT #
1288	003532	104400			TST6:	SCOPE		
1289						;CAN WE	SET ALL THE RSBA BITS	
1290								
1291	003534	012777	177777	175344		MOV	#177777, @RSBA	;SET THE BITS
1292	003542	022777	177776	175336		CMP	#177776, @RSBA	;DID THEY SET
1293	003550	001401				BEQ	.+4	;YES
1294	003552	104020				HLT	:BA	;BITS 17776 SHOULD BE SET
1295	003554	012777	125252	175324		MOV	#125252, @RSBA	;SET THESE BITS
1296	003562	022777	125252	175316		CMP	#125252, @RSBA	;ARE THEY =
1297	003570	001401				BEQ	.+4	;YES
1298	003572	104020				HLT	:BA	;SHOULD BE 125252
1299	003574	012777	052524	175304		MOV	#52524, @RSBA	;SET THESE BITS
1300	003602	022777	052524	175276		CMP	#52524, @RSBA	;ARE THEY =
1301	003610	001401				BEQ	.+4	;YES
1302	003612	104020				HLT	:BA	;SHOULD BE 52524
1303								
1304	003614	104400			TST7:	SCOPE		
1305						;FLOAT A 1 THROUGH RSBA		
1306								
1307	003616	012701	000002		FLOTBA:	MOV	#2, GOOD	;GET A 2
1308	003622	000241				CLC		;CLEAR CARRY
1309	003624	010177	175256		1\$:	MOV	GOOD, @RSBA	;FLOAT NUMBER
1310	003630	017700	175252			MOV	@RSBA, BAD	;GET BA
1311	003634	020100				CMP	GOOD, BAD	;COMPARE BA
1312	003636	001401				BEQ	.+4	;BA CORRECT
1313	003640	104000				HLT		;BAD=BA GOOD=CORRECT ANS
1314	003642	006101				ROL		;ROTATE NUMBER
1315	003644	103367				BCC	GOOD	
						1\$;LOOP TILL DONE

1316 003646 104400 TST10: SCOPE
 1317 ;CLEAR THE RSBA REGISTER
 1318
 1319
 1320 003650 012777 177777 175230 MOV #177777, @RSBA ;SET RSBA EQUAL TO ALL ONES
 1321 003656 005077 175224 CLR @RSBA
 1322 003662 005777 175220 TST @RSBA ;TEST FOR BIT0 SET IN RSBA (READ ONLY BIT)
 1323 003666 001401 BEQ +4 ;YES
 1324 003670 104020 HLT !BA ;NO
 1325 003672 104400 TST11: SCOPE
 1326 ;CAN WE SET ALL BITS IN RSWC REGISTER
 1327
 1328
 1329 003674 012777 177777 175202 MOV #177777, @RSWC ;SET WC BITS
 1330 003702 022777 177777 175174 CMP #177777, @RSWC ;ARE ALL BITS SET
 1331 003710 001401 BEQ +4 ;YES
 1332 003712 104010 HLT !WC ;NO
 1333 003714 012777 125252 175162 MOV #125252, @RSWC ;SET THESE BITS
 1334 003722 022777 125252 175154 CMP #125252, @RSWC ;ARE THEY =
 1335 003730 001401 BEQ +4 ;YES
 1336 003732 104010 HLT !WC ;SHOULD BE 125252
 1337 003734 012777 052525 175142 MOV #52525, @RSWC ;SET THESE BITS
 1338 003742 022777 052525 175134 CMP #52525, @RSWC ;ARE THEY =
 1339 003750 001401 BEQ +4 ;YES
 1340 003752 104010 HLT !WC ;SHOULD BE 152525
 1341 003754 104400 TST12: SCOPE
 1342 ;FLOAT A 1 THROUGH RSWC
 1343
 1344
 1345 003756 012701 000001 FLOTWC: MOV #1, GOOD ;GET A 1
 1346 003762 000241 CLC ;CLEAR CARRY
 1347 003764 010177 175114 1S: MOV GOOD, @RSWC ;FLOAT NUMBER
 1348 003770 017700 175110 MOV @RSWC, BAD ;GET WC
 1349 003774 020100 CMP GOOD, BAD ;COMPARE WC
 1350 003776 001401 BEQ .+4 ;WC CORRECT
 1351 004000 104000 HLT ;BAD=WC GOOD=CORRECT ANS
 1352 004002 006101 ROL GOOD ;ROTATE NUMBER
 1353 004004 103367 BCC 1S ;LOOP TILL DONE

1354 :CLEAR THE WORD COUNT REGISTER
 1355 004006 104400 TST13: SCOPE
 1356
 1357 004010 012777 177777 175066 MOV #177777, @RSWC ;SET RSWC REGISTER EQUAL TO ALL ONES
 1358 004016 005077 175062 CLR @RSWC
 1359 004022 005777 175056 TST @RSWC ;DID ALL BITS GET CLEARED
 1360 004026 001401 BEQ +4 ;YES
 1361 004030 104010 HLT !WC ;NO
 1362 004032 104400 TST14: SCOPE
 1363
 1364 ;CAN WE SET ALL THE BITS IN THE RSDA REGISTER.
 1365
 1366 004034 012777 177777 175046 MOV #177777, @RSDA ;SET ALL BITS
 1367 004042 022777 177777 175040 CMP #177777, @RSDA ;ARE THE BITS SET
 1368 004050 001401 BEQ +4 ;YES
 1369 004052 104004 HLT !DA ;NO
 1370 004054 012777 125252 175026 MOV #125252, @RSDA ;SET THESE BITS
 1371 004062 022777 125252 175020 CMP #125252, @RSDA ;ARE THEY =
 1372 004070 001401 BEQ +4 ;YES
 1373 004072 104004 HLT !DA ;SHOULD BE 125252
 1374 004074 012777 052525 175006 MOV #52525, @RSDA ;SET THESE BITS
 1375 004102 022777 052525 175000 CMP #52525, @RSDA ;ARE THEY =
 1376 004110 001401 BEQ +4 ;YES
 1377 004112 104004 HLT !DA ;SHOULD BE 52525
 1378 004114 104400 TST15: SCOPE
 1379
 1380 ;FLOAT A 1 THROUGH RSDA
 1381
 1382 004116 012701 000001 FLOTDA: MOV #1, GOOD ;GET A 1
 1383 004122 000241 CLC ;CLEAR CARRY
 1384 004124 010177 174760 1\$: MOV GOOD, @RSDA ;FLOAT NUMBER
 1385 004130 017700 174754 MOV @RSDA, BAD ;GET DA
 1386 004134 020100 CMP GOOD, BAD ;COMPARE DA
 1387 004136 001401 BEQ .+4 ;DA CORRECT
 1388 004140 104000 HLT ;BAD=DA GOOD=CORRECT ANS
 1389 004142 006101 ROL GOOD ;ROTATE NUMBER
 1390 004144 103367 BCC 1\$;LOOP TILL DONE

1391 :CAN WE CLEAR THE RSDA REG.
 1392 004146 104400 TST16: SCOPE
 1393
 1394 004150 012777 177777 174732 MOV #177777, @RSDA ;SET RSDA TO ALL ONES
 1395 004156 005077 174726 CLR @RSDA
 1396 004162 005777 174722 TST @RSDA ;TEST FOR ZERO RSDA
 1397 004166 001401 BEQ +4 ;YES
 1398 004170 104004 HLT !DA ;ANS SHOULD BE 0
 1399 004172 104400
 1400
 1401 ;SET AND CLEAR THE RSER REG.
 1402
 1403 004174 012777 177017 174712 MOV \$177017, @RSER ;SET THESE BITS
 1404 004202 022777 177017 174704 CMP \$177017, @RSER ;DID THEY SET
 1405 004210 001401 BEQ +4 ;YES
 1406 004212 104002 HLT !ER ;RSER SHOULD = 157017
 1407 004214 112777 000001 174672 MOVB \$1, @RSER ;A MOVB INST
 1408 004222 022777 000001 174664 CMP #1, @RSER ;SHOULD MODIFY COMPLETE WD
 1409 004230 001401 BEQ +4 ;OK
 1410 004232 104002 HLT !ER
 1411
 1412 004234 104400 TST20: SCOPE
 1413
 1414 004236 012777 052005 174650 MOV #52005, @RSER ;SET THESE BITS
 1415 004244 022777 052005 174642 CMP #52005, @RSER ;DID THEY SET
 1416 004252 001401 BEQ +4 ;YES
 1417 004254 104002 HLT !ER ;ER SHOULD = 52005
 1418 004256 104400 TST21: SCOPE
 1419
 1420 004260 012777 125012 174626 MOV #125012, @RSER ;SET THESE BITS
 1421 004266 022777 125012 174620 CMP #125012, @RSER ;DID THEY SET
 1422 004274 001401 BEQ +4 ;YES
 1423 004276 104002 HLT !ER ;ER SHOULD = 105012

MAINDEC-11-DZRSE-C
DZRSEC.P11 TSTS RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 41

1424	004300	104400		TST22:	SCOPE	
1425				MOV	\$177017, JRSER	; SET THESE BITS
1426	004302	012777	177017 174604	CLR	JRSER	; CLEAR THEM
1427	004310	005077	174600	TST	JRSER	; DID THEY CLEAR
1428	004314	005777	174574	BEQ	+4	; YES
1429	004320	001401		HLT	:ER	; SHOULD = 0
1430	004322	104002				
1431	004324	104400		TST23:	SCOPE	
1432						
1433				; SET AND CLEAR RSMR		
1434						
1435	004326	012777	000070 174570	MOV	\$70, JRSMR	; SET THESE BITS
1436	004334	017737	174564 001216	MOV	JRSMR, WORK	; PUT INTO WORKABLE REG
1437	004342	042737	177700 001216	BIC	\$177700, WORK	; CLEAR JUNK
1438	004350	022737	000070 001216	CMP	\$70, WORK	; DID THEY SET
1439	004356	001401		BEQ	+4	; YES
1440	004360	104220		HLT	:MR	; SHOULD = 70
1441	004362	104400				
1442				TST24:	SCOPE	
1443	004364	012777	000070 174532	MOV	\$70, JRSMR	; SET BITS
1444	004372	005077	174526	CLR	JRSMR	; CLEAR THEM
1445	004376	032777	000077 174520	BIT	\$77, JRSMR	; DID THEY CLEAR
1446	004404	001401		BEQ	+4	; YES
1447	004406	104220		HLT	:MR	; BITS (77) SHOULD = 0
1448	004410	104400				
1449				TST25:	SCOPE	
1450	004412	012777	000050 174504	MOV	\$50, JRSMR	; SET BITS
1451	004420	017737	174500 001216	MOV	JRSMR, WORK	; PUT IN WORKABLE REG
1452	004426	042737	177700 001216	BIC	\$177700, WORK	; CLEAR JUNK
1453	004434	022737	000050 001216	CMP	\$50, WORK	; DID THESE BITS SET
1454	004442	001401		BEQ	+4	; YES
1455	004444	104220		HLT	:MR	; BITS (50) SHOULD BE SET
1456	004446	104400				
1457				TST26:	SCOPE	
1458	004450	012777	000020 174446	MOV	\$20, JRSMR	; SET BITS
1459	004456	017737	174442 001216	MOV	JRSMR, WORK	; PUT INTO WORKABLE REG
1460	004464	042737	177700 001216	BIC	\$177700, WORK	; CLEAR JUNK
1461	004472	022737	000020 001216	CMP	\$20, WORK	; DID THEY SET
1462	004500	001401		BEQ	+4	; YES
1463	004502	104220		HLT	:MR	; MR SHOULD AT LEAST HAVE A (21)

MAINDEC-11-DZRSE-C MACYII 87(732) 25-SEP-76 10:44 PAGE 42
 DZRSEC.PII TST27 RS11-REQ3 MAINTENANCE MODE DIAGNOSTIC TEST ODD BYTE INSTRUCTIONS ON CS1, CS2, MC AND DA

TEST 27 TEST ODD BYTE INSTRUCTIONS ON CS1, CS2, MC AND DA							
464	004504	104400		TST27: SCOPE			
465	004505	104414		BITST: CLR DK		CLEAR ALL RS REG	
466	004510	018777	003566	MOV 03566, DRSCS1		LOAD CS1	
467	004515	018777	000005	MOVB 05, DRSCS10		LOAD BIT	
468	004516	018777	006766	CMP 06766, DRSCS1		DID IT LOAD?	
469	004517	001401		BEQ +4		YES	
470	004518	018777	000038	MOVB 038, DRSCS1			
471	004519	018777	006632	CMP 06632, DRSCS1			
472	004520	001401		BEQ +4			
473	004524	104001		HLT IC81		CS1 SHOULD = 6632	
474	004526	104400		TST30: SCOPE			
475	004530	018777	001168	BITCS2: MOV UNLIM DRSCS2		LOAD UNIT NUMBER	
476	004532	018777	174314	BIS 0177400, DRSCS2		LOAD ALL BYTES	
477	004534	104001	174306	CLRS DRSCS2B		CLS UPPER BYTE	
478	004535	018777	001168	MOV UNLIM GOOD		GET UNIT NO.	
479	004536	018777	000100	BIS 0100, GOOD		SET ON BIT	
480	004538	018777	174266	MOV DRSCS2 BAD		GET CS2	
481	004539	000001		CMP BAD, GOOD		IS CS2 CORRECT?	
482	004540	001401		BEQ +4		YES	
483	004542	104000		HLT		LOAD BYTE DID NOT WORK	
484	004622	104400		TST31: SCOPE			
485	004624	018777	026252	BITMC: MOV 026252, DRSMC		LOAD MC	
486	004625	018777	000372	MOVB 0372, DRSMC		LOAD BIT	
487	004626	018777	174200	CMP 0177652, DRSMC		DID IT LOAD?	
488	004627	001401	177652	BEQ +4		YES	
489	004628	104010		INC MC		NO MC SHOULD = 177652	
490	004630	018777	000183	MOVB 0183, DRSMC			
491	004632	018777	1742F4	CMP 0177623, DRSMC			
492	004633	001401	177623	BEQ +4			
493	004634	104010		INC MC		MC SHOULD = 177523	
494	004672	104400		TST32: SCOPE			
495	004674	018777	026252	BITDA: MOV 026252, DRSDA		LOAD DA	
496	004675	018777	000372	MOVB 0372, DRSDA		LOAD BIT	
497	004676	018777	174170	CMP 0177652, DRSDA		DID IT LOAD?	
498	004677	001401	177652	BEQ +4		YES	
499	004678	104010		INC DA		DA SHOULD = 177652	
500	004679	018777	000185	MOVB 0185, DRSDA			
501	004680	018777	1741E8	CMP 0177624, DRSDA			
502	004681	001401	177624	BEQ +4			
503	004682	104010		INC DA			
504	004742	104414		CLR DK		DA SHOULD = 177526	
505						CLEAR ALL RS REG	

1516
 1517
 1518
 1519 004744 104400 ;*****
 1520 ;TEST 33 TEST DATA LATE IN CS2
 1521 ;*****
 1522 TST33: SCOPE
 1523 ;DO A READ FROM SILO: SHOULD GET DLT + TRE ERROR BECAUSE SILO IS EMPTY
 1524 004746 104414 SILOB: CLRDK :CLEAR ALL RS REG
 1525 004750 017700 174146 MOV \$RSDB,BAD :READ FROM EMPTY SILO
 1526 004754 017700 174122 MOV \$RSCH2,BAD :GET CS2
 1527 004760 012701 100100 MOV \$100100,GOOD :GET CORRECT ANS
 1528 004764 053701 001162 BIS UNNUM,GOOD :FOR CS2
 1529 004770 020001 CMP BAD,GOOD :IS CS2 CORRECT?
 1530 004772 001401 BEQ .+4 :YES
 1531 004774 104200 HLT !CS2 :SHOULD HAVE DLT ERROR
 1532 004776 022777 144200 174074 CMP #144200,\$RS-CS1 :DID SC AND TRE SET?
 1533 005004 001401 BEQ .+4 :YES
 1534 005006 104001 HLT !CS1 :SC AND TRE SHOULD BE SET
 1535 005010 012777 040000 174062 MOV \$TRE,\$RS-CS1 :CLEAR ERROR BIT
 1536 005016 032777 140000 174054 BIT #140000,\$RS-CS1 :DID SC + TRE CLEAR
 1537 005024 001401 BEQ .+4 :YES
 1538 005026 104001 HLT !CS1 :TRE AND SC SHOULD BE 0
 1539 005030 017700 174046 MOV \$RS-CS2,BAD :GET CS2
 1540 005034 042701 100000 BIC #BIT15,GOOD :GET CORRECT ANS
 1541 005040 020100 CMP GOOD,BAD :IS CS2 CORRECT?
 1542 005042 001401 BEQ .+4 :YES
 1543 005044 104200 HLT !CS2 :DLT SHOULD BE 0
 1544 ;*****
 1545 ;TEST 34 LOAD RSDB WITH ALL ONES AND ALL ZEROS
 1546 005046 104400 ;*****
 1547 TST34: SCOPE
 1548 005050 104414 ZERONE: CLRDK :CLEAR ALL RS REG
 1549 005052 005077 174044 CLR \$RSDB :LOAD DB WITH ALL 0
 1550 005056 012777 177777 174036 MOV #177777,\$RSDB :LOAD DB WITH ALL ONES
 1551 005064 012737 002000 001216 MOV #2000,WORK :TIME OUT ROUTINE
 1552 005072 012701 000300 MOV #300,GOOD :GET CORRECT FOR CS2
 1553 005076 053701 001162 BIS UNNUM,GOOD :
 1554 005102 017700 173774 25: MOV \$RS-CS2,BAD :GET CS2
 1555 005106 020100 CMP GOOD,BAD :IS IT CORRECT?
 1556 005110 001404 BEQ 35 :YES
 1557 005112 005337 001216 DEC WORK :TO WAIT FOR OR
 1558 005116 001371 BNE 25 :TO SET
 1559 005120 104200 HLT !CS2 :OR SHOULD BE SET
 1560 005122 005001 35: CLR GOOD :
 1561 005124 017700 173772 MOV \$RSDB,BAD :LOAD BAD WITH DB
 1562 005130 020100 CMP GOOD,BAD :IS BAD CORRECT
 1563 005132 001401 BEQ .+4 :YES
 1564 005134 104000 HLT :COULD NOT FLOAT 0 THROUGH DB
 1565 005136 012701 177777 MOV #-1,GOOD :LOAD GOOD WITH ANS
 1566 005142 017700 173754 MOV \$RSDB,BAD :GET DATA FROM DB
 1567 005146 020100 CMP GOOD,BAD :IS DB CORRECT
 1568 005150 001401 BEQ .+4 :YES
 1569 005152 104000 HLT :BAD SHOULD = 177777

MAINDEC-11-DZRSE-C
DZRSEC.P11 TST34 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
LOAD RSDB WITH ALL ONES AND ALL ZEROS MACY11 27(732) 25-SEP-76 10:44 PAGE 44

1570 005154 104400 TST35: SCOPE
1571 ;TEST FOR 66 LOCATIONS IN SILO PUT COUNT IN EVERY LOCATION
1572
1573 005156 104414 SILO: CLRDK
1574 005160 005001 1S: CLR R1 ;CLEAR ALL RS REG
1575 005162 005201 INC R1 ;CLEAR COUNTER
1576 005164 010177 173732 MOV R1,RSDB ;INCREMENT COUNTER
1577 005170 022701 000102 CMP #66.,R1 ;LOAD SILO
1578 005174 001372 BNE 1S ;LAST LOC. YET?
1579 005176 012701 000200 MOV \$200,GOOD ;NO LOOP AGAIN
1580 005202 053701 001162 BIS UNNUM,GOOD ;GET CORRECT ANS FOR CS2
1581 005206 017700 173670 MOV RSDB,BAD ;GET CS2
1582 005212 020100 CMP GOOD,BAD ;IS CS2 CORRECT?
1583 005214 001401 BEQ +4 ;YES
1584 005216 104200 HLT CS2 ;OR SHOULD BE 1
1585 005220 005001 CLR GOOD ;CLEAR LOCATION COUNTER
1586 005222 005201 INC GOOD ;ADD 1 TO IT
1587 005224 022701 000103 CMP #67.,GOOD ;LAST LOC YET?
1588 005230 001405 BEQ 3S ;YES
1589 005232 017700 173664 MOV RSDB,BAD ;GET LOC FROM DB
1590 005236 020100 CMP GOOD,BAD ;DO LOCATIONS MATCH?
1591 005240 001770 BEQ 2S ;YES
1592 005242 104000 HLT ;CAN NOT MATCH 66 LOCATIONS
1593 005244 032777 000200 173630 3S: BIT \$0R,RSDB ;IS OR 0
1594 005252 001401 BEQ +4 ;YES
1595 005254 104200 HLT CS2 ;OR SHOULD BE 0
1596
1597 ;NOW PUT 67 WORDS INTO SILO AND CHECK FOR DLT ERROR
1598
1599 005256 005001 4S: CLR R1 ;CLEAR COUNTER
1600 005260 005201 INC R1 ;ADD 1 TO COUNT
1601 005262 010177 173634 MOV R1,RSDB ;PUT INTO COUNTER
1602 005266 022701 000103 CMP #67.,R1 ;DONE YET?
1603 005272 001401 BEQ +4 ;YES
1604 005274 000771 BR 4S ;NO DO AGAIN
1605 005276 032777 100000 173576 BIT #DLT,RSDB ;DID DATA LATE SET?
1606 005304 001001 BNE +4 ;YES
1607 005306 104200 HLT CS2 ;DLT DID NOT SET
1608
1609 ;DOES SILO CHANGE WITH 67TH WORD: IT SHOULD NOT
1610
1611 005310 017700 173606 MOV RSDB,BAD ;GET 1ST WD FORM SILO
1612 005314 012701 000001 MOV \$1,GOOD ;CORRECT ANS OF SILO
1613 005320 020100 CMP GOOD,BAD ;IS SILO GOOD
1614 005322 001401 BEQ +4 ;YES
1615 005324 104000 HLT ;SILO SHOULD NOT HAVE MOVED
1616 005326 104400 TST36: SCOPE

1617 ;FLOAT A 1 AND A 0 THROUGH THE SILO

1618

1619 005330 104414
 1620 005332 000241
 1621 005334 012701 000001
 1622 005340 010177 173556
 1623 005344 006101
 1624 005346 103401
 1625 005350 000773
 1626 005352 012701 177776
 1627 005356 000261
 1628 005360 010177 173536
 1629 005364 006101
 1630 005366 103774

SILOFL: CLRDK CLC MOV #1, GOOD
 1S: MOV GOOD, @RSDB ROL GOOD BCS +4 BR IS MOV #-2, GOOD SEC
 3S: MOV GOOD, @RSDB ROL GOOD BCS 3S

;CLEAR ALL RS REG
;CLEAR CARRY TO FLOAT A 0
;GET UP DATA FOR INPUT TO SILO
;LOAD DB
;SHIFT BIT
;DONE YET SHIFTING?
;NO
;SET ALL ONES
;SET CARRY TO ROL
;LOAD SILO
;SHIFT 0
;LOOP TILL DONE

1631

1632 ;NOW TEST OUTPUT

1633 005370 000241
 1634 005372 012701 000001
 1635 005376 017700 173520
 1636 005402 020100
 1637 005404 001401
 1638 005406 104000
 1639 005410 006101
 1640 005412 103401
 1641 005414 000770
 1642 005416 012701 177776
 1643 005422 017700 173474
 1644 005426 020100
 1645 005430 001401
 1646 005432 104000
 1647 005434 000261
 1648 005436 006101
 1649 005440 103770

2S: CLC MOV #1, GOOD
 25: MOV @RSDB, BAD CMP GOOD, BAD BEQ .+4 HLT
 ROL GOOD BCS .+4 BR 2S MOV #-2, GOOD
 4S: MOV @RSDB, BAD CMP GOOD, BAD BEQ .+4 HLT
 SEC ROL GOOD BCS 4S

;CLEAR CARRY
;CORRECT ANS
;GET DATA FROM DB
;IS DB DATA GOOD?
;YES
;DB COULD NOT BUBBLE CORRECTLY
;SETUP FOR NEXT ANS
;DONE YET?
;NO
;SETUP FOR ANS
;GET DATA FROM DB
;IS IT CORRECT?
;YES
;DB WRONG
;SET CARRY TO ROL
;SETUP FOR NEXT ANS
;LOOP TILL DONE

1650 :TEST INTERRUPT IN THE RH11
:BY MOVING 300 INTO RHCS1

1651

1652 ****

1653 :TEST 37 TEST INTERRUPT IN RH11

1654 ****

1655 005442 104400
 1656 005444 104414
 1657 005446 012777 005520 173454
 1658 005454 012777 000340 173450
 1659 005462 012737 000200 177776
 1660 005470 012777 000300 173402
 1661 005476 012737 000500 001216
 1662 005504 005337 001216
 1663 005510 001375
 1664 005512 104001
 1665 005514 000137 005534
 1666 005520 022626
 1667 005522 022777 004200 173350
 1668 005530 001401
 1669 005532 104001
 1670 005534

TST37: SCOPE INT: CLRDK
 1S: MOV #PGTRAP, @RSVEC
 MOV #340, @RSVCPS
 MOV #200, @RSPS
 MOV #300, @RSCL51
 MOV #500, WORK
 DEC WORK
 BNE 1S
 HLT !CS1
 JMP INTDON
 PGTRAP: CMP (6)+, (6)+
 CMP #4200, @RSCL51
 BEQ .+4
 HLT !CS1

INTDON:

;CLEAR ALL ERRORS
;SET UP VECTOR
;SET TRAP PS
;SET PS AT PRIORITY 4
;THIS SHOULD CAUSE A TRAP
;SETUP LOOP
;DEC LOOP SHOULD
;INTERRUPT BEFORE LOOP IS DONE
;SHOULD NEVER GET HERE
;GET OUT
;TRAP OK
;DID IE CLEAR?
;YES
;IE SHOULD BE CLEARED

MAINDEC-11-DZRSE-C
DZRSEC.P11 TST40RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
MAINTENANCE TIMING TEST

MACY11 27(732) 25-SEP-76 10:44 PAGE 46

1671
 1672
 1673
 1674 005534 104400 ;*****
 1675 ;TEST 40 MAINTENANCE TIMING TEST
 1676 ;*****
 1677 ;TST40: SCOPE
 1678 ;
 1679 ;MODULE TESTED G092
 1680 ;THE FOLLOWING TEST ON THE RS03 DISK IS A SINGLE-STEPPED
 1681 ;MAINTENANCE MODE TEST ON THE RS03 TIMING LOGIC. THE ACTUAL
 1682 ;DISK SURFACE IS SUBSTITUTED BY THE MAINTENANCE REGISTER--I.E.
 1683 ;THE PROGRAM WILL SUPPLY ALL "DISK CLOCK" PULSES TO DRIVE THE
 1684 ;TIMING LOGIC. WE ARE TESTING THE ENTIRE TIMING TRACK LOGIC, INCLUDING INDEX,
 1685 ;PULSE FUNCTION, RESYNC AREA, SECTOR COUNTERS, ETC.
 1686 ;PUT DRIVE IN MAINTENANCE MODE
 1687 MRTIME: CLRDK ;CLEAR DRIVE REGISTERS
 1688 005540 052737 001040 001170 BIS #1040,ONCEE ;SET CLK CNT
 1689 005546 104430 MRIND ;SEND INDEX PULSE TO MR REG
 1690 005550 104420 MRCK ;CHECK MAINTENANCE REG FOR
 1691 005552 022701 22701 ;22701
 1692 005554 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
 1693 005556 104430 MRIND ;BY SENDING 2 CLOCK PULSES
 1694 005560 104420 MRCK ;SEND MAINT INDEX PULSE
 1695 005562 022701 22701 ;CHECK MAINT REG TO
 1696 005564 104000 HLT ;EQUAL 22701
 1697 ;MR=BAD GOOD=CORRECTIONS
 1698 ;COULD NOT INITIALIZE MR REG
 1699 ;INDEX PULSE SHOULD CLEAR LOOK-AHEAD REG
 1700 005566 005777 173326 TST @RSLA ;IS RSLA CLEARED
 1701 005572 001401 BEQ +4 ;YES
 1702 005574 104224 HLT !MR!LA ;RSLA SHOULD BE CLEARED
 1703 ;WITH THE INDEX PULSE
 1704 ;
 1705 ;PERFORM MAINTENANCE CLOCK OPERATION 512 TIMES TO
 1706 ;PROVIDE CLOCK TO STEP TIMING THRU RESYNC PERIOD
 1707 ;IF SECTOR PULSE IS ASSERTED DURING THIS LOOP
 1708 ;CHECK SECTOR BOUNDARY COUNTER AND E12
 1709 ;
 1710 005576 012737 001000 001204 MRTIM1: MOV #512.,REPT ;CLOCK MAINT REG WITH AN 11
 1711 005604 104446 MCLK1 ;CHECK MR REG TO
 1712 005606 104420 MRCK ;EQUAL 32711
 1713 005610 032711 32711 ;MR = BAD GOOD = CORRECT ANSWER
 1714 005612 104000 HLT ;CLOCK MR WITH A 1
 1715 005614 104450 MCLK0 ;CHECK MR TO
 1716 005616 104420 MRCK ;EQUAL 22701
 1717 005620 022701 22701 ;BAD=MR REG GOOD=CORRECTIONS
 1718 005622 104000 HLT ;IS THE LOOP DONE YET?
 1719 005624 005337 001204 DEC REPT
 1720 005630 001365 BNE MRTIM1 ;NO-LOOP

1721
1722 ;AFTER ONE MORE CLOCK, SECTOR PULSE SHOULD BE ASSERTED
1723 ;IF NOT, CHECK SECTOR BOUNDARY COUNTER, SECTOR BOUNDARY FF (E21) AND E12

1724 005632 104446		MCLK1		:CLOCK MAINT REG WITH AN 11
1725 005634 104420		MRCK		:CHECK MR REG TO
1726 005636 032311		32311		:EQUAL 32311
1727 005640 104000		HLT		:MR=BAD GOOD=CORRECTIONS
1728 005642 104450		MCLK0		:CLOCK MR WITH A 1
1729 005644 104420		MRCK		:CHECK MAINT REG
1730 005646 022301		22301		:TO EQUAL 22301
1731 005650 104000		HLT		:MR=BAD GOOD-CORRECT ANS
1732 005652 005777	173242	TST	ARS LA	:DOES LOOK AHEAD REG=0
1733 005656 001401		BEQ	MRT2	:YES-CONT
1734 005660 104224		HLT	!MR!LA	:LOOK AHEAD REG SHOULD=0
1735		;PERFORM MAINTENANCE CLOCK OPERATION 40 TIMES TO PROVIDE		
1736		;CLOCK PULSES TO STEP THRU 1ST SECTOR PRE-AMBLE AREA		
1737				
1738 005662 005002		MRT2:	CLR R2	:CLEAR R2 FOR SECTOR COMPARE WITH LA REG
1739 005664 012737	000050 001204		MOV #40.,REPT	:40CLOCKS TO STEP THRU PRE-AMBLE
1740 005672 104446		MRT2A:	MCLK1	:CLOCK MR WITH AN 11
1741 005674 104420			MRCK	:CHECK MAINT REG
1742 005676 033711			33711	:EQUAL 33711
1743 005700 104000			HLT	:MR = BAD GOOD = CORRECT ANS
1744 005702 104450			MCLK0	:CLOCK MR REG WITH A 1
1745 005704 104420			MRCK	:CHECK MR REG
1746 005706 023701			23701	:TO EQUAL 23701
1747 005710 104000			HLT	:MR = BAD GOOD = CORRECTANS
1748 005712 005337	001204		DEC REPT	:REPEAT
1749 005716 001365			BNE MRT2A	:LOOP 40 TIMES
1750				
1751		;SUPPLY CLOCKS TO STEP THROUGH THE DATA AREA IN THE SECTOR		
1752 005720 012737	002200 001204	MRT2B:	MOV #18.#64.,REPT	:18 CLOCKS PER DATA WORD
1753 005726 104446			MCLK1	:CLOCK MR WITH AN 11
1754 005730 104420			MRCK	:CHECK MAINT REG
1755 005732 033711			33711	:TO EQUAL 33711
1756 005734 104000			HLT	:MR = BAD GOOD = CORRECT ANS
1757 005736 104450			MCLK0	:CLOCK MR REG WITH A 1
1758 005740 104420			MRCK	:CHECK MR REG
1759 005742 023701			23701	:TO EQUAL 23701
1760 005744 104000			HLT	:MR=BAD GOOD=CORRECTANS
1761 005746 005337	001204		DEC REPT	:REPEAT
1762 005752 001365			BNE MRT2B	:LOOP

MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 48
 DZRSEC.P11 TST40 MAINTENANCE TIMING TEST

1763 ;SUPPLY ENOUGH MAINT CLOCKS TO STEP THROUGH THE CRC AREA
 1764 ;AND THE DEAD BAND ON THE SECTOR
 1765
 1766 005754 012737 000214 001204 MRT2C: MOV #140.,REPT ;AMOUNT OF CLOCKS TO END OF SECTOR
 1767 005762 104446 MRT2C: MCLK1 CLOCK MR WITH AN 11
 1768 005764 104420 MCLK1 CHECK MAINT REG
 1769 005766 033711 33711 TO EQUAL 33711
 1770 005770 104000 HLT MR = BAD GOOD = CORRECT ANS
 1771 005772 104450 MCLK0 CLOCK MR REG WITH A 1
 1772 005774 104420 MRCK CHECK MAINT REG
 1773 005776 023701 23701 TO EQUAL 23701
 1774 006000 104000 HLT MR=BAD GOOD=CORRECT ANS
 1775 006002 005337 001204 DEC REPT REPEAT
 1776 006006 001365 BNE MRT2C LOOP
 1777 006010 104446 MCLK1 CLOCK MR REG WITH 11
 1778 006012 104420 MRCK CHECK MR REG
 1779 006014 033711 33711 TO EQUAL 33711
 1780 006016 104000 HLT MR = BAD GOOD = CORRECT ANS
 1781 ;ONE MORE CLOCK SHOULD CAUSE SECTOR PULSE
 1782 ;IF NOT, CHECK E16-6
 1783
 1784 006020 104450 MCLK0 CLOCK MR WITH A 1
 1785 006022 104420 MRCK MAINT REG SHOULD
 1786 006024 023701 23701 EQUAL 23701
 1787 006026 104000 HLT MR=BAD GOOD=CORRECT ANS
 1788 006030 104446 MCLK1 CLOCK MR WITH AN 11
 1789 006032 104420 MRCK CHECK MAINT REG
 1790 006034 032311 32311 SHOULD EQUAL 32311
 1791 006036 104000 HLT MR=BAD GOOD=CORRECT ANS
 1792
 1793 ;LOOK-AHEAD REGISTER SHOULD NOW POINT TO SECTOR 1 (OR 4000 IF INTERLEAVED)
 1794
 1795 006040 022777 000000 173060 CMP \$0,RS0DT ;INTERLEAVED?
 1796 006046 001403 BEQ 35 ;NO
 1797 006050 062702 004000 ADD #4000,R2 ;YES
 1798 006054 000402 BR 25 ;CONT
 1799 006056 062702 000100 ADD \$100,R2 ;INCREMENT SECTOR COMPARE
 1800 006062 020277 173032 35: CMP R2,RS0LA ;LA REG SHOULD=100
 1801 006066 001401 BEQ 15 ;LA IS CORRECT
 1802 006070 104224 HLT !MR!LA ;LA SHOULD=100

1803 ;REPEAT NEXT STEPS 62 TIMES. LOOK-AHEAD REGISTER SHOULD INCREMENT
 1804 ;TO SHOW NEXT SECTOR. CHECKS FOR ALL SECTORS. IF DRIVE IS NOT
 1805 ;INTERLEAVED, LA = 200, 300, ETC. IF DRIVE IS INTERLEAVED,
 1806 ;LA = 100, 4100, 200, 4200 ETC. SEE SERVICE MANUAL FOR DETAILS.
 1807

1808 006072 012737 000076 001206 1S:	MOV #62, REPT1	
1809 006100 012737 002465 001204 MRT3:	MOV #1333., REPT	
1810 006106 104452 3S: MCLKB	DEC	CLOCK MR WITH A 1 AND A 11
1811 006110 005337 001204 BNE	REPT	STEP THROUGH
1812 006114 001374 3S	MCLK0	SECTOR
1813 006116 104450	MRCK	CLOCK MR WITH A 1
1814 006120 104420	22701	MAINT REG
1815 006122 022701	HLT	SHOULD EQUAL 22701
1816 006124 104000	MCLK1	MR=BAD GOOD=CORRECT ANS
1817 006126 104446	MRCK	1 MORE CLK ASSERTS SECTOR PULSE
1818 006130 104420	32311	MAINT REG SHOULD
1819 006132 032311	HLT	EQUAL 32311
1820 006134 104000	CMP #0, JRSDT	MR=BAD GOOD=CORRECT ANS
1821 006136 022777 000000 172762 BEQ 6S	#BIT9, ONCEE	DRIVE INTERLEAVED?
1822 006144 001420	BIT 4S	YES
1823 006146 032737 001000 001170 BEQ 4S	BIC #4000, R2	DO I SET 4000
1824 006154 001406	SUB	OR CLEAR IT IN RSLA
1825 006156 042737 001000 001170 BR 6S	BR	
1826 006164 162702 004000 4S: BIS #BIT9, ONCEE	ADD #4000, R2	
1827 006170 000406	BR 5S	
1828 006172 052737 001000 001170 6S: ADD \$100, R2	INCREMENT SECTOR COMPARE	
1829 006200 062702 004000 5S: MOV JRSLA, BAD	LA REG SHOULD HAVE INCREMENTED TO NEXT SECTOR	
1830 006204 000402	MOV R2, GOOD	GET CORRECT ANS FOR RSLA
1831 006206 062702 000100 5S: CMP GOOD, BAD	COMPARE FOR CORRECT ANS	
1832 006212 017700 172702 1S: BEQ 1S	RSLA IS GOOD	
1833 006216 010201	HLT	RSLA=BAD GOOD=CORRECT ANS
1834 006220 020100		
1835 006222 001401		
1836 006224 104000		
1837		
1838 006226 005337 001206 1S: DEC REPT1	REPEAT 62	
1839 006232 001322 BNE MRT3	TIMES	
1840 006234 012737 002465 001204 2S: MOV #1333., REPT	COUNT FOR LAST SECTOR	
1841 006242 104452 MCLKB	DEC	CLOCK
1842 006244 005337 001204 REPT	THRU	
1843 006250 001374 BNE 2S	LAST SECTOR	
1844 006252 017700 172642 MOV JRSLA, BAD	GET CONTENTS OF RSLA	
1845 006256 012701 007777 MOV #7777, GOOD	GET CORRECT ANS	
1846 006262 020100 CMP GOOD, BAD	DOES RSLA EQUAL 7777	
1847 006264 001401 BEQ .+4	YES	
1848 006266 104000 HLT	BAD=RSLA GOOD=CORRECT ANS	

1849 ;*****
 1850 ;TEST 11 SECTOR FRACTION TEST
 1851 ;*****
 1852 006270 104400 TST41: SCOPE
 1853 ;MODULE TESTED G092
 1854 ;CLOCK THROUGH AN ENTIRE TRACK IN MAINT MODE WHILE
 1855 ;CHECKING FOR THE PROPER OPERATION OF THE SECTOR FRACTION IN THE LOOK-AHEAD REG.
 1856 ;WHEN THE LAST WORD IS BEING TRANSFERRED, SECTOR AND FRACTION
 1857 ;IS EQUAL TO 7777 TO INDICATE LAST WORD ON THIS TRACK --
 1858 ;HANDLE END OF TRACK SPECIAL FOR THE LOOK-AHEAD REGISTER WILL
 1859 ;CLEAR THE FRACTION BITS IF ANOTHER WORD IS CLOCKED. RSLA
 1860 ;SHOULD INDICATE 7700 ON ANOTHER MAINTENANCE CLOCK.
 1861 ;
 1862 ;
 1863 006272 104414 MRT4: CLRDK ;CLEAR DRIVE REGISTERS
 1864 006274 052737 000040 001170 BIS #40,ONCEE ;SET FLAG BITS
 1865 006302 042737 003000 001170 BIC #3000,ONCEE
 1866 006310 005037 001176 CLR MCCNT
 1867 006314 005002 CLR R2
 1868 006316 104430 MRIND
 1869 006320 104420 MRCK
 1870 006322 022701 22701
 1871 006324 104424 MRINT
 1872 006326 104430 MRIND
 1873 ;ISSUE A MAINT INDEX PULSE
 1874 006330 104420 MRCK
 1875 006332 022701 22701
 1876 006334 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 1877 ;
 1878 ;
 1879 ;ISSUE 512 MAINT CLOCKS TO STEP THROUGH THE RESYNC AREA
 1880 ;
 1881 006336 012737 001000 001204 MRT4A: MOV #512.,REPT ;COUNT TO STEP THRU RESYNC AREA
 1882 006344 104446 MCLK1 ;CLOCK THROUGH RESYNC
 1883 006346 104420 MRCK
 1884 006350 032711 32711
 1885 006352 104000 HLT ;CHECK MAINT REG
 1886 006354 104450 MCLK0
 1887 006356 104420 MRCK
 1888 006360 022701 22701
 1889 006362 104000 HLT ;TO EQUAL 32711
 1890 006364 022777 000000 172526 CMP #0,ARSLA ;MR = BAD GOOD = CORRECT ANS
 1891 006372 001401 BEQ +4 ;CLOCK MR REG
 1892 006374 104204 HLT ;CHECK MR REG
 1893 006376 005337 001204 DEC REPT
 1894 006402 001360 BNE MRT4A ;TO EQUAL 22701
 1895 ;BAD=MR GOOD=CORRECT ANS
 1896 ;LOOK AHEAD REG
 1897 ;EQUAL 0
 1898 ;LOOP THROUGH
 1899 ;RESYNC AREA
 1900 ;
 1901 ;ONE MORE PULSE SHOULD CAUSE THE FIRST SECTOR PULSE
 1902 ;
 1903 006404 104446 MCLK1 ;CLOCK MR WITH AN 11
 1904 006406 104420 MRCK ;CHECK MAINT REG FOR SECTOR PULSE
 1905 006410 032311 32311
 1906 006412 104000 HLT ;MR SHOULD=32311
 1907 ;MR=BAD GOOD=CORRECT ANS

MAINDEC-11-DZRSE-C
DZRSEC.P11 TST41 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
MACY11 27(732) 25-SEP-76 10:44 PAGE 51

```

1902 006414 104450 MRT4B: MCLKO ;CLOCK MR REG WITH A 1
1903 006416 104420 MRCK ;CHECK MAINT REG
1904 006420 022301 22301 ;TO EQUAL 22301
1905 006422 104000 HLT ;MR=BAD GOOD=CORRECT ANS
1906
1907 ;SECTOR FRACTION BITS IN LOOK-AHEAD REGISTER SHOULD BE CLEARED (EQUAL TO 00)
1908
1909 006424 017700 172470 MOV @RSLA,BAD ;GET RSLA
1910 006430 010201 MOV R2,GOOD ;GET CORRECT ANS
1911 006432 020100 CMP GOOD,BAD ;IS THE RSLA REG CORRECT
1912 006434 001401 BEQ 1$ ;YES
1913 006436 104000 HLT ;RSLA=BAD GOOD=CORRECTANS
1914
1915 ;STEP THROUGH THE PREAMBLE AREA AND SECTOR DATA
1916 ;AREA WHILE CHECKING THE SECTOR FRACTION
1917
1918 006440 012737 000122 001204 1$: MOV #82.,REPT ;FOR FIRST FRACTION CHANGE
1919 006446 104422 MRT4C: MRCLK ;CLOCK MR REG WITH AN 11 AND A 1
1920 006450 017700 172444 MOV @RSLA,BAD ;GET RSLA
1921 006454 010201 MOV R2,GOOD ;GET CORRECT ANS
1922 006456 020001 CMP BAD,GOOD ;IS RSLA CORRECT
1923 006460 001401 BEQ 1$ ;YES
1924 006462 104000 HLT ;BAD=RSLA GOOD=CORRECT ANS
1925 006464 005337 001204 1$: DEC REPT ;LOOP ON
1926 006470 001366 BNE MRT4C ;PREAMBLE AREA
1927
1928 ;ONE MORE CLOCK TO CAUSE THE SECTOR FRACTION TO CHANGE
1929
1930 006472 104422 MRCLK ;CLOCK MR WITH AN 11 AND A 1
1931 006474 005202 INC R2 ;COUNT THE FRACTION
1932 006476 017700 172416 MOV @RSLA,BAD ;GET RSLA
1933 006502 010201 MOV R2,GOOD ;GET CORRECT ANS
1934 006504 020001 CMP BAD,GOOD ;IS RSLA CORRECT?
1935 006506 001401 BEQ 2$ ;YES
1936 006510 104000 HLT ;RSLA=BAD GOOD=CORRECT ANS
1937
1938 ;FIRST FRACTION CHANGES AFTER 82 MAINT CLKS, THE REST
1939 ;CHANGE AFTER 20 MAINTENANCECLOCKS
1940
1941 006512 012737 000076 001204 2$: MOV #62.,REPT ;COUNT FOR WORDS IN A SECTOR
1942 006520 012737 000023 001206 MRT4D: MOV #19.,REPT1 ;COUNT FOR SECT FRACT TO CHANGE
1943 006526 104422 MRT4E: MRCLK ;CLOCK MR WITH AN 11 AND A 1
1944 006530 017700 172364 MOV @RSLA,BAD ;GET RSLA
1945 006534 010201 MOV R2,GOOD ;GET CORRECT ANS
1946 006536 020100 CMP GOOD,BAD ;IS RSLA CORRECT?
1947 006540 001401 BEQ 1$ ;YES
1948 006542 104000 HLT ;RSLA=BAD GOOD=CORRECT ANS
1949 006544 005337 001206 1$: DEC REPT1 ;LOOP
1950 006550 001366 BNE MRT4E

```

;ONE MORE CLOCK TO CAUSE THE SECTOR FRACTION TO CHANGE

1953	006552	104422			MRCLK			
1954	006554	022702	007777		CMP	#7777,R2	CLOCK MR WITH AN 11 AND A 1	
1955	006560	001472			BEQ	MRT4F	AT THE LAST SECTOR-LAST FRACTION?	
1956	006562	005202			INC	R2	YES, FINISH THE SECTOR	
1957	006564	017700	172330	4S:	MOV	JRSLA,BAD	NO, ADD 1 TO FRACTION	
1958	006570	022777	000000	172330	CMP	#0,JRSDF	GET RSLA	
1959	006576	001431			BEQ	12\$	IS THIS DRIVE INTERLEAVED?	
1960	006600	032737	002000	001170	BIT	#BIT10,ONCEE	NO	
1961	006606	001425			BEQ	12\$	HAS REPT GONE TO ZERO YET FOR THIS SECTOR?	
1962							NO	
1963							RSLA NOW POINTS TO NEXT INTERLEAVED	
1964							SECTOR: BIT 9 IN ONCEE INDICATES	
1965							WHETHER RSLA SHOULD NOW	
1966							BE BETWEEN 0000-3700(1)	
1967	006610	032737	001000	001170	BIT	#BIT9,ONCEE	OR 4000-7700(0).	
1968	006616	001004			BNE	9\$	SHOULD RSLA BE BETWEEN 0000-3700?	
1969	006620	052737	001000	001170	BIS	#BIT9,ONCEE	YES	
1970	006626	000406			BR	10\$	SET FOR NEXT PASS	
1971	006630	042737	001000	001170	9S:	BIC	CLEAR FOR NEXT PASS	
1972	006636	042702	004000		BIC	#4000,R2	MAKE RSLA LESS THAN 4000	
1973	006642	000404			BR	5\$		
1974	006644	062702	004000		ADD	#4000,R2	: COMPENSATE FOR	
1975	006650	162702	000100		SUB	#100,R2	: INTERLEAVING	
1976	006654	042737	002000	001170	5S:	BIC	CLEAR FLAG FOR NEXT SECTOR	
1977	006662	010201			12\$:	MOV	GET CORRECT ANSWER FOR RSLA	
1978	006664	020100				R2,GOOD		
1979	006666	001401				CMP	IS RSLA CORRECT	
1980	006670	104000				BEQ	YES	
1981	006672	005337	001204		2S:	HLT	RSLA=BAD GOOD=CORRECT ANS	
1982	006676	001310				DEC	HAS SECTOR FRACTION REACHED 77?	
1983						BNE	;NO	
1984								
1985								
1986	006700	010203						
1987	006702	042703	177700		11S:	MOV	R2,R3	
1988	006706	022703	000077			BIC	#177700,R3	CHECK SECTOR FRACTION
1989	006712	001402				CMP	#77,R3	END OF SECTOR?
1990	006714	000137	006414			BEQ	3\$	YES
1991	006720	012737	000012	001206	3S:	JMP	MRT4B	NO, BEGINNING OF NEXT
1992	006726	012737	000001	001204		MOV	#10,REPT1	SETUP LOOP TO FINISH
1993	006734	052737	002000	001170		MOV	#1,REPT	THIS SECTOR
1994	006742	000137	006526			BIS	#BIT10,ONCEE	REPT HAS GONE TO ZERO FOR THIS SECTOR
1995						JMP	MRT4E	LOOP
1996	006746	012737	000010	001204	MRT4F:	MOV	#8.,REPT	
1997	006754	104422			1S:	MRCLK		CLOCK MR WITH AN 11 AND A 1
1998	006756	017700	172136			MOV	JRSLA,BAD	GET RSLA
1999	006762	010201				MOV	R2,GOOD	R2 SHOULD=7777
2000	006764	020100				CMP	GOOD,BAD	IS RSLA CORRECT-END OF DISK?
2001	006766	001401				BEQ	2\$	YES
2002	006770	104000				HLT		RSLA=BAD GOOD=CORRECT ANS (7777)
2003	006772	005337	001204		2S:	DEC	REPT	FINISH
2004	006776	001366				BNE	1S	LOOP

MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 53
DZRSEC.P11 TST41 SECTOR FRACTION TEST

2005 ;SECTOR AND FRACTION IS = TO 7777 TO INDICATE LAST WORD ON THIS TRACK
2006 ;RSLA SHOULD EQUAL 7700 ON ANOTHER MAINT CLOCK.
 2007
 2008 007000 104422 MRT4G: MRCLK :CLOCK MR WITH AN 11 AND A 1
 2009 007002 017700 172112 MOV @RSLA,BAD :GET RSLA
 2010 007006 012701 007700 MOV #7700,GOOD :GET CORRECT ANS
 2011 007012 020100 CMP GOOD,BAD :IS RSLA CORRECT?
 2012 007014 001401 BEQ 1\$:YES
 2013 007016 104000 HLT :RSLA=BAD GOOD=CORRECT ANS
 2014 007020 104430 1\$: MRIND :ISSUE AN INDEX PULSE TO
 :CLEAR THE DRIVE
 2015
 2016 007022 017700 172072 MOV @RSLA,BAD :GET RSLA
 2017 007026 005001 CLR GOOD :GET CORRECT ANS
 2018 007030 020100 CMP GOOD,BAD :IS RSLA CORRECT?
 2019 007032 001401 BEQ 2\$:YES
 2020 007034 104000 HLT :RSLA=BAD GOOD=CORRECT ANS
 2021 007036 104420 2\$: MRCK :CHECK MR REG
 2022 007040 022701 22701 :TO EQUAL 22701
 2023 007042 104000 HLT :MR=BAD GOOD=CORRECT ANS

```

2024
2025
2026
2027 007044 104400 ;***** TEST 42 *****  

2028 ;TEST 42 ILLEGAL FUNCTION TEST
2029 ;*****  

2030 ;ST42: SCOPE
2031 ;MODULE TESTED M7759, M7770
2032 ;TEST ILLEGAL FUNCTION (ILF) IN RSER. SEND AN ILLEGAL FUNCTION
2033 ;CODE TO THE DRIVE CONTROL REGISTER WITHOUT SETTING THE GO BIT.
2034 ;THE "ILF" BIT SHOULD NOT BE SET. THE "GO" BIT IS THEN SET. A
2035 ;CHECK IS THEN MADE FOR "ATA" AND "ERR" TO BE SET
2036 ;IN THE DRIVE STATUS REGISTER (RSDS) AND "ILF" IN THE DRIVE ERROR
2037 ;REGISTER (RSER). ALL ILLEGAL FUNCTION CODES ARE CHECKED.
2038 ;ILLEGAL FUNCTIONS ARE DETECTED ON M7759 BY E20-B
2039 007046 104414 MRLF: CLRDRK :CLEAR ALL THE DRIVE REGISTERS
2040 007050 042737 000040 001170 BIC #BITS,ONCEE :CLEAR CLOCK CNT FLAG
2041 007056 032737 000002 001170 BIT #BIT1,ONCEE :WAS THERE AN ERROR
2042 007064 001002 BNE MRLF1 :YES DO NOT CHANGE "ILF" CODE
2043 007066 012702 000003 MOV #3,R2 :SETUP FIRST "ILF" CODE
2044 ;PUT DRIVE IN MAINTENANCE MODE
2045 007072 104416 MRLF1: MRDM0 :PUT DRIVE INTO MAINT MODE
2046 007074 104420 MRCK :CHECK MR REG TO
2047 007076 022701 22701 :EQUAL 22701
2048 007100 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
2049 ;ASSERT A MAINTENANCE MODE DISK "INDEX" PULSE
2050
2051 007102 104430 MRLF2: MRIND :SEND "ILF" WITH THE "GO" BIT
2052 007104 010277 171770 MOV R2,ARSCSI :GET DRIVE STATUS REG
2053 007110 017700 171776 MOV ARSDS,BAD :GET CORRECT ANSWER
2054 007114 012701 150600 MOV $150600,GOOD :IS RSDS CORRECT?
2055 007120 020100 CMP GOOD,BAD :YES
2056 007122 001440 BEQ 1S :ASCIZ <15><12>"ILLEGAL FUNCTION CODE SENT TO DRIVE="
2057 007124 104402 007130 TYPE +2 :GET FUNCTION CODE
2058 007200 010237 001216 MOV R2,WORK :PUT WORK ON STACK
2059 007204 013746 001216 MOV WORK,-(6) :TYPE STACK IN OCTAL - SUPPRESS
2060 007210 104406 TYPES :SET ERROR BIT SO ILLEGAL FUN DOESN'T CHANGE
2061 007212 052737 000002 001170 BIS #BIT1,ONCEE :RSDS=BAD GOOD=CORRECT ANSWER
2062 007220 104000 HLT :RSDS=BAD GOOD=CORRECT ANSWER
2063 007222 104040 HLT !DS
2064
2065 007224 042737 000002 001170 1S: BIC #BIT1,ONCEE :CLEAR ERROR FLAG
2066 007232 017700 171656 MOV ARSER,BAD :GET RSER
2067 007236 012701 000001 MOV $1,GOOD :GET CORRECT ANSWER
2068 007242 020100 CMP GOOD,BAD :DID "ILF" SET IN RSER
2069 007244 001404 BEQ 2S :YES
2070 007246 052737 000002 001170 BIS #BIT1,ONCEE :SET ERROR BIT
2071 007254 104000 HLT :RSER=BAD GOOD=CORRECT ANSWER
2072 007256 042737 000002 001170 2S: BIC #BIT1,ONCEE :CLEAR ERROR FLAG
  
```

2074
 2075 007264 104414 :CLEAR THE DRIVE FOR THE NEXT "ILF" CODE PASS
 2076 007266 017700 MRCILF: CLRDK :CLEAR ERRORS
 2077 007272 012701 010600 MOV #RSDS,BAD :GET RSDS REG
 2078 007276 020100 MOV \$10500,GOOD :GET CORRECT ANS
 2079 007300 001435 CMP GOOD,BAD :DID "ATA" AND "ERR" CLEAR IN RSDS?
 2080 007302 104402 BEQ 15 :YES
 2081 007354 052737 000002 001170 TYPE .+2 :.ASCIZ <15><12>"ATA AND ERR IN RSDS SHOULD CLEAR WITH I
 2082 007372 104400 BIS #BIT1,ONCEE :RSDS=BAD GOOD=CORRECT ANS
 2083 007374 042737 000002 001170 1\$: HLT :CLEAR ERROR FLAG
 2084 007402 017700 171506 BIC #BIT1,ONCEE :GET RSER
 2085 007406 005001 CLR GOOD :GET CORRECT ANS
 2086 007410 020100 CMP GOOD,BAD :DID ILF CLEAR IN RSER
 2087 007412 001431 BEQ 25 :YES
 2088 007414 052737 000002 001170 BIS #BIT1,ONCEE :SET ERROR BIT
 2089 007422 104402 007426 TYPE .,+2 :.ASCIZ <15><12>"ILF IN RSER SHOULD CLEAR WITH INIT"
 2090 007474 104400 HLT :RSER=BAD GOOD=CORRECT ANS
 2091 007476 042737 000002 001170 2\$: BIC #BIT1,ONCEE :CLEAR ERROR BIT
 2092 ;GET NEXT ILLEGAL FUNCTION COE
 2093
 2094 007504 062702 000002 MRLF3: ADD #2,R2 :UPDATE ILF
 2095 007510 022702 000011 CMP #11,R2 :IS THIS A ILF CODE
 2096 007514 001773 BEQ MRLF3 :NO-UPDATE IT
 2097 007516 022702 000021 CMP #21,R2
 2098 007522 001770 BEQ MRLF3
 2099 007524 022702 000031 CMP #31,R2
 2100 007530 001765 BEQ MRLF3
 2101 007532 022702 000051 CMP #51,R2
 2102 007536 001762 BEQ MRLF3
 2103 007540 022702 000061 CMP #61,R2
 2104 007544 001757 BEQ MRLF3
 2105 007546 022702 000071 CMP #71,R2
 2106 007552 001754 BEQ MRLF3
 2107 007554 022702 000101 CMP #101,R2
 2108 007560 001402 BEQ ILFDON :FINISHED ALL ILF CODES GET OUT
 2109 007562 000137 007072 JMP MRLF1 :START NEXT ILF FUNCTION
 2110 007566

2111
 2112
 2113
 2114 007566 104400 ;TEST 43 TEST NO-OP CODES 1 AND 21
 2115
 2116
 2117 007570 104414 ;MODULE TESTED M7759
 2118 007572 042737 MROP: CLRDK ;CLEAR ALL DRIVE REGISTERS
 2119 007600 104416 BIC ;CLEAR ERROR FLAG
 2120 007602 104420 MRDMO ;PUT DRIVE INTO MAINT MODE
 2121 007604 022701 MRCK ;CHECK MR REG TO
 2122 007606 104424 22701 EQUAL 22701
 2123 007610 032737 000004 001170 MRINT ;INIT MAINT MODE (CLEAR MRSP)
 2124 007616 001031 BIT ;TESTING CODE I
 2125 007620 012777 000010 001170 BNE 35 ;NO CODE 21
 2126 007626 012737 000001 171252 MOV \$1, JRSCS1 ;LOAD NO-OP FUNCTION
 2127 007634 005777 171254 TST \$1, WORK ;LOAD NO-OP FUNCTION
 2128 007640 001403 BEQ JRSER ANY ERRORS
 2129 007642 004737 022026 JSR PC, NOPERR ;NO
 2130 007646 104040 HLT !DS ;TYPE IT
 2131 007650 022777 010600 171234 1S: CMP \$10600, JRSDS ;TYPE ERROR
 2132 007656 001403 BEQ 25 IS RSDS CORRECT
 2133 007660 004737 022026 JSR PC, NOPERR ;YES
 2134 007664 104040 HLT !DS ;RSDS SHOULD
 2135 007666 042737 000004 001170 2S: BIC #BIT2, ONCEE EQUAL 10600
 2136 ;CLEAR ERROR FLAG
 2137 ;TEST NO-OP FUNCTION CODE 21
 2138
 2139 007674 052737 000010 001170 BIS #BIT3, ONCEE ;TEST TESTING CODE 21 FLAG
 2140 007702 012737 000021 001216 3S: MOV \$21, WORK ;LOAD CODE 21
 2141 007710 012777 000021 171162 MOV \$21, JRSCS1 ;LOAD FUNCTION
 2142 007716 005777 171172 TST JRSER ANY ERRORS?
 2143 007722 001403 BEQ 4S ;NO
 2144 007724 004737 022026 JSR PC, NOPERR ;YES, TYPE ERROR
 2145 007730 104040 HLT !DS ;ERROR DURING NO-OP FUNCTION
 2146 007732 022777 010600 171152 4S: CMP \$10600, JRSDS ;IS RSDS CORRECT
 2147 007740 001403 BEQ 5S ;YES
 2148 007742 004737 022026 JSR PC, NOPERR ;TYPE ERROR
 2149 007746 104040 HLT !DS ;RSDS SHOULD=10600
 2150 007750 042737 000014 001170 5S: BIC #14, ONCEE ;CLEAR TEST BITS

```

2151 ;***** TEST 44 ***** TEST NO-OP FUNCTION WITH ERROR BITS SET *****
2152 ;***** TST44: SCOPE *****
2153
2154 007756 104400
2155
2156 ;MODULE TESTED M7759
2157 007760 104414 MROPER: CLRDK :CLEAR ALL REGISTERS
2158 007762 104416 MRDMD :PUT DRIVE INTO MAINT MODE
2159 007764 104420 MRCK :CHECK MR REG
2160 007766 022701 22701 :TO EQUAL 22701
2161 007770 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
2162 007772 104430 MRIND :SEND INDEX PULSE
2163
2164 007774 012777 177777 171112 MOV $-1,RSER :LOAD RSER WITH ERRORS
2165 010002 013701 001166 MOV UNCMP,GOOD :GET DRIVE UNDER TEST
2166 010006 042701 177400 BIC $177400,GOOD
2167 010012 017700 171100 MOV RSAS,BAD :GET RSAS REG
2168 010016 020100 CMP GOOD,BAD :DID ATA BIT SET CAUSED BY ERROR
2169 010020 001427 BEQ 1S YES
2170 010022 104402 010026 TYPE ,.+2 :ASCIZ <15><12>"SET ERRORS IN RSER-RSAS IS INCORRECT"
2171 010076 104000 HLT :RSAS=BAD GOOD=CORRECT ANS
2172 010100 012737 000001 001216 1S: MOV #1,WORK :SETUP FOR NO-OP CODE 1
2173 010106 032737 000010 001170 BIT #BIT3,ONCEE :TESTING CODE 2
2174 010114 001004 BNE 2S :YES
2175 010116 012777 000001 170754 MOV $1,RSSCS1 :SEND NO-OP CODE 1
2176 010124 000406 BR 3S :CHECK FOR ERRORS
2177 010126 012737 000021 001216 2S: MOV $21,WORK :SETUP FOR CODE 21
2178 010134 012777 000021 170736 MOV $21,RSSCS1 :SENT NO-OP CODE 21
2179 010142 017700 170746 3S: MOV RSER,BAD :GET RSER REG
2180 010146 012701 177017 MOV $177017,GOOD :GET CORRECT ANS
2181 010152 020100 CMP GOOD,BAD :DID RSER CHANGE WITH NO-OP
2182 010154 001411 BEQ 4S NO
2183 010156 104402 010162 TYPE ,.+2 :ASCIZ <15><12>"RSER "
2184 010172 004737 022122 JSR PC,CHG :RSER=BAD GOOD=CORRECT ANS
2185 010176 104000 HLT :GET RSAS
2186 010200 017700 170712 MOV RSAS,BAD :GET CORRECT ANS
2187 010204 013701 001166 MOV UNCMP,GOOD :CLEAR JUNK
2188 010210 042701 177400 BIC $177400,GOOD :IS RSAS CORRECT
2189 010214 020100 CMP GOOD,BAD :YES
2190 010216 001411 BEQ 5S :ASCIZ <15><12>"RSAS "
2191 010220 104402 010224 TYPE ,.+2 :TYPE ERROR
2192 010234 004737 022122 JSR PC,CHG :RSAS=BAD GOOD=CORRECT ANS
2193 010240 104000 HLT :GET RSDS
2194 010242 017700 170644 MOV RSDS,BAD :GET CORRECT ANS
2195 010246 012701 150600 MOV $150600,GOOD :DID RSDS CHANGE
2196 010252 020100 CMP GOOD,BAD :NO
2197 010254 001411 BEQ 6S :ASCIZ <15><12>"RSDS "
2198 010256 104402 010262 TYPE ,.+2 :TYPE ERROR
2199 010272 004737 022122 JSR PC,CHG :RSDS=BAD GOOD=CORRECT ANS
2200 010276 104000 HLT :TESTING CODE 21
2201 010300 032737 000010 001170 6S: BIT #BIT3,ONCEE :YES, GET OUT
2202 010306 001005 BNE 7S :SET CODE 21 FLAG
2203 010310 052737 000010 001170 BIS #BIT3,ONCEE :TEST CODE 21
2204 010316 000137 007760 JMP MROPER :DONE CLEAR FLAG AND CONT.
2205 010322 042737 000010 001170 BIC #BIT3,ONCEE

```

2206
 2207
 2208
 2209 010330 104400 ;*****
 2210 ;TEST 45 BLOCK SEARCH TEST 1
 2211 ;*****
 2212 ;*****
 2213 ;*****
 2214 ;*****
 2215 ;*****
 2216 ;*****
 2217 ;*****
 2218 010332 104414 MRSRCH: CLRDK CLEAR ALL REGISTERS
 2219 010334 052737 000040 001170 BIS SET CLOCK FLAG
 2220 010342 104416 MRDMO PUT DRIVE INTO MAINTENANCE MOE
 2221 010344 104420 MRCK CHECK MR REG
 2222 010346 022701 22701 TO EQUAL 22701
 2223 010350 104424 MRINT INIT MR REG (CLEAR MRSP)
 2224 010352 104430 MRIND CLOCK INDEX PULSE IN RSMR
 2225 010354 012777 000003 170526 MOV #3, JRSDA DO A SEARCH FOR SECTOR 3 OR 41
 2226 010362 022777 000000 170536 CMP #0, JRSDT INTERLEAVED?
 2227 010370 001403 BEQ 4S NO SECTOR 3
 2228 010372 012777 000041 170510 MOV #41, JRSDA YES SECTOR 41
 2229 010400 012777 000031 170472 4S: MOV #31, JRSCS1 LOAD SEARCH COMMAND (M7759)
 2230 010406 104426 DSCK CHECK RSDS
 2231 010410 030400 30400 TO EQUAL 30400
 2232 010412 104000 HLT PIP SHOULD BE SET AND DRY SHOULD
 2233 010414 012737 010643 001204 BE 0 FOR A DRIVE SEARCH CMD
 2234 010422 104422 1S: MOV #10643, REPT STEP THROUGH 3 SECTORS
 2235 010424 104426 MRCLK CLOCK MR
 2236 010426 104426 DSCK RSDS SHOULD NOT
 2237 010426 030400 30400 CHANGE TILL CLOCKING IS COMPLETED
 2238 010430 104000 HLT TO REACH SECTOR 3
 2239 010432 005337 001204 DEC KEEP CLOCKING TILL
 2240 010436 001371 BNE 1S SECTOR 3 HAS BEEN REACHED
 2241 ;NOTE ADD ONE MORE CLOCK PULSE TO LOOP COUNTER
 2242 010440 104446 MCLK1 CLOCK MR REG
 2243 010442 104426 DSCK CHECK FOR "ATA" AND "DRY"
 2244 010444 110600 110600 TO BE SET IN RSDS FOR
 2245 010446 104000 HLT SEARCH FUNCTION SHOULD BE COMPLETED
 2246 010450 022777 104230 170422 CMP #104230, JRSCS1 SET RSCS1
 2247 010456 001401 BEQ 2S SC IN RSCS1 SHOULD SET BECAUSE OF
 2248 010460 104140 HLT COMPLETED SEARCH FUNCTION
 2249 010462 013777 001164 170426 2S: MOV !DS!AS CLEAR ATA
 2250 010470 005777 170422 TST !RSAS DID ATA CLEAR BY WRITING INTO IT?
 2251 010474 001401 BEQ 3S YES
 2252 010476 104140 HLT !RSAS SHOULD=0
 2253 010500 022777 004230 170372 3S: CMP #4230, JRSCS1 DID SC CLEAR BY CLEARING
 2254 010506 001401 BEQ +4 "ATA" YES
 2255 010510 104140 HLT !DS!AS NO

```

2256 ;***** TEST 46 *****  

2257 ;TEST 46 BLOCK SEARCH TEST 2  

2258 ;*****  

2259 010512 104400 TST46: SCOPE  

2260 ;MODULE TESTED: M7759, M7754, M7771, M7770  

2261 ;THIS TEST INITIALIZES A BLOCK SEARCH FUNCTION FOR SECTOR 0, WHEN THE DRIVE  

2262 ;IS CURRENTLY AT THE DESIRED SECTOR. THE BLOCK SEARCH FUNCTION  

2263 ;SHOULD NOT BE COMPLETED UNTIL THE DRIVE MAKES A COMPLETE REVOLUTION  

2264 ;AND REACHES THE BEGINNING OF THE DESIRED SECTOR.  

2265 ;  

2266 010514 104414 000040 001170 MRSRC: CLRDK #BITS,ONCEE :CLEAR ALL REGISTERS  

2267 010516 052737 000040 001170 BIS :SET CLOCK FLAG  

2268 010524 104416 000040 001170 MRDMD :PUT DRIVE INTO MAINTENANCE MODE  

2269 010526 104420 000040 001170 MRCK :CHECK MR REG  

2270 010530 022701 000040 001170 22701 :TO EQUAL 22701  

2271 010532 104424 000040 001170 MRINT :INIT MR REG (CLEAR MRSF)  

2272 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE  

2273 010534 104430 000040 001170 MRIND :  

2274 010536 104420 000040 001170 MRCK :CHECK MR REG TO EQUAL  

2275 010540 022701 000040 001170 22701 :  

2276 010542 104000 000040 001170 HLT :  

2277 ;STEP THRU RESYNC PERIOD  

2278 010544 012737 001000 001204 MOV #512,REPT :TYPE OUT CLOCK COUNT IF AN ERROR OCCURS  

2279 010552 052737 000040 001170 BIS #BITS,ONCEE :CLOCK MR REG  

2280 010560 104446 000040 001170 MCLK1 :CHECK FOR  

2281 010562 104420 000040 001170 MRCK :CORRECT DATA  

2282 010564 032711 000040 001170 32711 :MR = BAD GOOD = CORRECT DATA  

2283 010566 104000 000040 001170 HLT :CLOCK MR REG  

2284 010570 104450 000040 001170 MCLK0 :CHECK FOR  

2285 010572 104420 000040 001170 MRCK :CORRECT DATA  

2286 010574 022701 000040 001170 22701 :ERROR WHILE CLOCKING THROUGH RESYNC PERIOD  

2287 010576 104000 000040 001170 HLT :FINISH LOOPING  

2288 010600 005337 001204 DEC REPT :THROUGH RESYNC PERIOD  

2289 010604 001365 001204 BNE MRR1 :  

2290 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE SP = 0  

2291 010606 104446 000100 001204 MCLK1 :CLOCK MR REG  

2292 010610 104420 000100 001204 MRCK :MR SHOULD  

2293 010612 032311 000100 001204 32311 :EQUALS 32311  

2294 010614 104000 000100 001204 HLT :MR=BAD GOOD=CORRECT ANSWER  

2295 010616 104450 000100 001204 MCLK0 :CLOCK MR REG  

2296 010620 104420 000100 001204 MRCK :CHECK MR  

2297 010622 022301 000100 001204 22301 :TO EQUAL 22301  

2298 010624 104000 000100 001204 HLT :MR=BAD GOOD=CORRECT ANSWER  

2299 010626 012737 000100 001204 MOV #100,REPT :STEP INTO SECTOR 0  

2300 010634 104422 000100 001204 MRCLK :CLOCK MR REG  

2301 010636 005337 001204 2S: DEC REPT :DO 100 TIMES  

2302 010642 001374 001204 BNE 2S :DONE YET? NO BR  

2303 010644 012777 000031 170226 4S: MOV #31,RSCLCS1 :LOAD SEARCH COMMAND (M7759) FOR SECTOR 0  

2304 010652 104426 000031 170226 DSCK :CHECK RSDS  

2305 010654 030400 000031 170226 30400 :TO EQUAL 30400  

2306 010656 104000 000031 170226 HLT :PIP SHOULD BE SET AND DRY SHOULD  

2307 ;BE 0 FOR A DRIVE SEARCH CMD  

2308 010660 012737 021506 001204 MOV #21506,REPT :STEP 3 SECTORS BEYOND SECTOR 0
  
```

MAINDEC-11-DZRSE-C
DZRSEC.P11 TST46 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 60

```

2310 010666 104422      ;$: MRCLK          ;CLOCK MR
2311 010670 104426      DSCK
2312 010672 030400      30400
2313 010674 104000      HLT
2314 010676 005337      DEC   REPT
2315 010702 001371      BNE   1$      ;RSDS SHOULD NOT
2316                           ;CHANGE TILL CLOCKING IS COMPLETED
2317 010704 104430      ;ASSERT INDEX PULSE TO SIMULATE THE BEGINNING OF THE NEXT REVOLUTION
2318 010706 104420      MRIND
2319 010710 022701      MRCK
2320 010712 104000      22701
2321
2322 ;STEP THRU RESYNC PERIOD
2323
2324 010714 012737      001000 001204      MOV   #512.,REPT
2325 010722 052737      000040 001170      BIS   #BITS,ONCEE
2326 010730 104446      MRWR1: MCLK1
2327 010732 104420      MRCK
2328 010734 032711      32711
2329 010736 104000      HLT
2330 010740 104450      MCLK0
2331 010742 104420      MRCK
2332 010744 022701      22701
2333 010746 104000      HLT
2334 010750 005337      DEC   REPT
2335 010754 001365      BNE   MRWR1
2336 ;TYPE OUT CLOCK COUNT IF AN ERROR OCCURS
2337 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
2338 ;SP=0 EQUALS SECTOR PULSE
2339 010756 104446      MCLK1          ;CLOCK MR REG
2340 010760 104420      MRCK
2341 010762 032311      32311
2342 010764 104000      HLT
2343 010766 104450      MCLK0
2344 010770 104420      MRCK
2345 010772 022301      22301
2346 010774 104000      HLT
2347 ;MR SHOULD EQUAL 32311
2348 ;MR=BAD GOOD=CORRECT ANSWER
2349 010776 104446      MCLK1          ;CLOCK MR REG
2350 011000 104426      DSCK
2351 011002 110600      110600
2352 011004 104000      HLT
2353 011006 022777      104230 170064      CMP   #104230,0RSCS1
2354 011014 001401      BEQ   25
2355 011016 104140      HLT   !DS!AS
2356 011020 013777      001164 170070 2$: MOV   UNITSV,0RSAS
2357 011026 005777      170064      TST   0RSAS
2358 011032 001401      BEQ   35
2359 011034 104140      HLT   !DS!AS
2360 011036 022777      004230 170034 3$: CMP   #4230,0RSCS1
2361 011044 001401      BEQ   +4
2362 011046 104140      HLT   !DS!AS ;NO
2363 ;CHECK FOR "ATA" AND "DRY"
2364 ;TO BE SET IN RSDS FOR SEARCH FUNCTION SHOULD BE COMPLETED
2365 ;SET RSCS1
2366 ;SC IN RSCS1 SHOULD SET BECAUSE OF COMPLETED SEARCH FUNCTION
2367 ;CLEAR ATA
2368 ;DID ATA CLEAR BY WRITING INTO IT?
2369 ;YES
2370 ;RSAS SHOULD=0
2371 ;DID SC CLEAR BY CLEARING
2372 ;"ATA" YES

```

MAINDEC-11-DZRSE-C MACY11 27(732) 25-SEP-76 10:44 PAGE 61
 DZRSEC.P11 TST47 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSCS1)

```

2363
2364
2365
2366 011050 104400 :*****TEST 47*****DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSCS1)
2367
2368
2369
2370
2371
2372 011052 104414 RMRC1: CLRDK :CLEAR ALL DRIVE REGISTERS
2373 011054 042737 000040 001170 BIC #BITS,ONCEE :CLEAR CLK CNT FLAG
2374 011062 104416 MRDMD :PUT DRIVE INTO MAINT MODE
2375 011064 104420 MRCK :CHECK MR REG TO
2376 011066 022701 22701 :EQUAL 22701
2377 011070 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
2378 011072 012777 000001 170010 MOV $1,RSDA :LOAD RSDA
2379 011100 012777 000031 167772 MOV #31,RSCS1 :LOAD BLOCK SEARCH FUNCTION
2380 011106 104426 DSCK :CHECK RSDS
2381 011110 030400 30400 :TO EQUAL 30400
2382 011112 104000 HLT :DRY IN RSDS SHOULD BE
2383 :CLEARED FOR DRIVE WAS
2384 :ISSURED A BLOCK SEARCH FUNCTION
2385 :RSDS=BAD GOOD=CORRECT ANS
2386 011114 012777 000011 167756 MOV $11,RSCS1 :LOAD A CLEAR FUNCTION
2387 :THIS SHOULD CAUSE AN RMR
2388 :ERROR FOR DRIVE WAS BUSY
2389 :WHEN CLEAR COMMAND WAS GIVEN
2390 011122 017700 167766 MOV RSER,BAD :GET RSER REG
2391 011126 012701 000004 MOV #4,GOOD :GET CORRECT ANS
2392 011132 020100 CMP GOOD,BAD :DID RMR SET IN RSER?
2393 011134 001410 BEQ 1S :YES
2394 011136 104402 022173 TYPE ,TRMR :ASCIZ "RSCE1"
2395 011142 104402 011146 TYPE ,.+2 :RSER=BAD GOOD=CORRECT ANS
2396 011154 104000 HLT :CHECK RSDS TO
2397 011156 104426 DSCK :EQUAL 150600
2398 011160 150600 150600 :RSDS=BAD GOOD=CORRECT ANS
2399 011162 104000 HLT :DID CORRECT BITS SET IN RSCE1
2400 011164 022777 104230 167706 CMP #104230,RSCE1 :YES
2401 011172 001401 BEQ 2S :RSCE1 SHOULD=104230
2402 011174 104040 HLT :RSDS SHOULD=150600
2403 :RSER SHOULD=4
2404
2405 011176 022777 000001 167704 2S: CMP #1,RSDA :DID CLR CLEAR RSDA
2406 011204 001401 BEQ 4S: 4S: #4 :NO
2407 011206 104004 HLT !DA :RSDA SHOULD=1
2408 011210 104414 CLRDK :CLEAR ALL REGISTERS
2409 011212 005777 167676 TST RSER :RSER SHOULD CLEAR
2410 011216 001401 BEQ 3S :RSER OK
2411 011220 104040 HLT !DS :RSER SHOULD=0 FOR THE
2412 :CLEAR BIT WAS LOADED IN RSCE2
2413 011222 022777 004200 167650 3S: CMP #4200,RSCE1 :RSCE1 SHOULD=4200 FOR THE
2414 011230 001401 BEQ 4S: 4S: #4 :CLEAR BIT WAS LOADED IN RSCE2
2415 011232 104040 HLT !DS :RSCE1 SHOULD=4200

```

J05

MAINDEC-11-DZRSE-C
DZRSEC.P11 TST50 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 62

```

2416 ;*****
2417 ;TEST 50 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSDA)
2418 ;*****
2419 011234 104400 ;TST50: SCOPE
2420
2421 ;MODULE TESTED M7755 M7759 M7770
2422 ;RMR ERROR IS CAUSED BY WRITTING INTO RSDA WHILE DOING A BLOCK SEARCH FUNCTION
2423
2424 011236 104414 RMRC2: CLRDK :CLEAR ALL DRIVE REGISTERS
2425 011240 104416 MRDMD :PUT DRIVE INTO MAINT MODE
2426 011242 104420 MRCK :CHECK MR REG TO
2427 011244 022701 22701 :EQUAL 22701
2428 011246 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
2429 011250 012777 000001 167632 MOV #1,RSDA :LOAD RSDA
2430 011256 012777 000031 167614 MOV #31,RSCS1 :LOAD BLOCK SEARCH FUNCTION
2431 011264 104426 DSCK :CHECK RSDS
2432 011266 030400 30400 :TO EQUAL 30400
2433 011270 104000 HLT :DRY IN RSDS SHOULD BE
2434 :CLEARED FOR DRIVE WAS
2435 :ISSURED A BLOCK SEARCH FUNCTION
2436 :RSDS=BAD GOOD=CORRECT ANS
2437 011272 005077 167612 CLR RSDA :MODIFY RSDA
2438 :THIS SHOULD CAUSE AN RMR
2439 :ERROR FOR DRIVE WAS BUSY
2440 :WHEN COMMAND WAS GIVEN
2441 011276 017700 167612 MOV RSER,BAD :GET RSER REG
2442 011302 012701 000004 MOV #4,GOOD :GET CORRECT ANS
2443 011306 020100 CMP GOOD,BAD :DID RMR SET IN RSER?
2444 011310 001410 BEQ 1S :YES
2445 011312 104402 022173 TYPE ,TRMR :.ASCIZ "RSDA"
2446 011316 104402 011322 TYPE ,.+2 :RSER=BAD GOOD=CORRECT ANS
2447 011330 104000 HLT :CHECK RSDS TO
2448 011332 104426 DSCK :EQUAL 150600
2449 011334 150600 150600 :RSDS=BAD GOOD=CORRECT ANS
2450 011336 104000 HLT :DID CORRECT BITS SET IN RSCS1
2451 011340 022777 104230 167532 CMP #104230,RSCE1 :YES
2452 011346 001401 BEQ 2S :RSCS1 SHOULD=104230
2453 011350 104040 HLT !DS :RSDS SHOULD=150600
2454 :RSER SHOULD=4
2455
2456 011352 022777 000001 167530 2S: CMP #1,RSDA :DID CLR CLEAR RSDA
2457 011360 001401 BEQ 4S :NO
2458 011362 104004 HLT !DA :RSDA SHOULD=1
2459 011364 104414 CLRDK :CLEAR ALL REGISTERS
2460 011366 005777 167522 TST RSER :RSER SHOULD CLEAR
2461 011372 001401 BEQ 3S :RSER OK
2462 011374 104040 HLT !DS :RSER SHOULD=0 FOR THE
2463 :CLEAR BIT WAS LOADED IN RSCS2
2464 011376 022777 004200 167474 3S: CMP #4200,RSCE1 :RSCS1 SHOULD=4200 FOR THE
2465 011404 001401 BEQ 4S :CLEAR BIT WAS LOADED IN RSCS2
2466 011406 104040 HLT !DS :RSCE1 SHOULD=4200
2467

```

K05

MAINDEC-11-DZRSE-C
DZRSEC.P11 TST51 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 63

```

2468
2469
2470
2471 011410 104400
2472
2473
2474
2475
2476
2477 011412 104414 RMRC3: CLRDK
2478 011414 042737 000040 001170 BIC #BITS,ONCEE
2479 011422 104416 MRDMD
2480 011424 104420 MRCK
2481 011426 022701 22701
2482 011430 104424 MRINT
2483 011432 012777 000001 167450 MOV $1,RSDA
2484 011440 012777 000031 167432 MOV $31,RSCS1
2485 011446 104426 DSCK
2486 011450 030400 30400
2487 011452 104000 HLT

;TEST 51
;DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSER)
;TST51: SCOPE
;MODULE TESTED M7759, M7755, M7770
;RMR ERROR IS CAUSED BY WRITTING INTO RSER WHILE DOING A BLOCK SEARCH FUNCTION
;CHECK RMR DECODER, E12-M7755, IF THIS TEST FAILS.

;CLEAR ALL DRIVE REGISTERS
;CLEAR CLOCK COUNT FLAG
;PUT DRIVE INTO MAINT MODE
;CHECK MR REG TO
;EQUAL 22701
;INIT MAINT MODE (CLEAR MRSP)
;LOAD RSDA
;LOAD BLOCK SEARCH FUNCTION
;CHECK RSDS
;TO EQUAL 30400
;DRY IN RSDS SHOULD BE
;CLEARED FOR DRIVE WAS
;ISSURED A BLOCK SEARCH FUNCTION
;RSDS=BAD GOOD=CORRECT ANS
;MODIFY RSER
;THIS SHOULD CAUSE AN RMR
;ERROR FOR DRIVE WAS BUSY
;WHEN COMMAND WAS GIVEN
;GET RSER REG
;GET CORRECT ANS
;DID RMR SET IN RSER?
;YES
;.ASCIZ "RSER"
;RSER=BAD GOOD=CORRECT ANS
;CHECK RSDS TO
;EQUAL 150600
;RSDS=BAD GOOD=CORRECT ANS
;DID CORRECT BITS SET IN RSCS1
;YES
;RSCS1 SHOULD=104230
;RSDS SHOULD=150600
;RSER SHOULD=4
;CLEAR ALL REGISTERS
;RSER SHOULD CLEAR
;RSER OK
;RSER SHOULD=0 FOR THE
;CLEAR BIT WAS LOADED IN RSCS2
;RSCS1 SHOULD=4200 FOR THE
;CLEAR BIT WAS LOADER IN RSCS2
;RSCS1 SHOULD=4200

011454 012777 177777 167432      MOV     $-1,RSER
2491
2492
2493
2494
2495 011462 017700 167426      MOV     RSER,BAD
2496 011466 012701 000004      MOV     $4,GOOD
2497 011472 020100      CMP     GOOD,BAD
2498 011474 001410      BEQ     1S
2499 011476 104402 022173      TYPE    ,TRMR
2500 011502 104402 011506      TYPE    ,.+2
2501 011514 104000      HLT
2502 011516 104426      DSCK
2503 011520 150600      150600
2504 011522 104000      HLT
2505 011524 022777 104230 167346      CMP     #104230,RSCS1
2506 011532 001401      BEQ     4S
2507 011534 104040      HLT     !DS
2508
2509
2510 011536 104414      4S:    CLRDK
2511 011540 005777 167350      TST     RSER
2512 011544 001401      BEQ     3S
2513 011546 104040      HLT     !DS
2514
2515 011550 022777 004200 167322 3S:    CMP     #4200,RSCS1
2516 011556 001401      BEQ     +4
2517 011560 104040      HLT     !DS

```

MAINDEC-11-DZRSE-C
DZRSEC.P11 TST52 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC: MACY11 27(732) 25-SEP-76 10:44 PAGE 64

```

2518 ;*****
2519 ;TEST 52          DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSAS)
2520 ;*****
2521 011562 104400  TST52: SCOPE
2522
2523 ;MODULE TESTED: M7759, M7755, M7770
2524 ;RMR ERROR SHOULD NOT SET BY WRITTING INTO RSAS WHILE DOING A BLOCK SEARCH FUNCTION
2525 ;IF TEST FAILS, CHECK RMR DECODER E12-M7755.
2526
2527 011564 104414      RMRC4: CLRDK      ;CLEAR ALL DRIVE REGISTERS
2528 011566 104416      MRDMD      ;PUT DRIVE INTO MAINT MODE
2529 011570 104420      MRCK       ;CHECK MR REG TO
2530 011572 022701      22701      ;EQUAL 22701
2531 011574 104424      MRINT      ;INIT MAINT MODE (CLEAR MRSP)
2532 011576 012777 000001 167304  MOV #1, @RSDA    ;LOAD RSDA
2533 011604 012777 000031 167266  MOV #31, @RSCS1   ;LOAD BLOCK SEARCH FUNCTION
2534 011612 104426      DSCK        ;CHECK RSDS
2535 011614 030400      30400      ;TO EQUAL 30400
2536 011616 104000      HLT         ;DRY IN RSDS SHOULD BE
2537                               ;CLEARED FOR DRIVE WAS
2538                               ;ISSURED A BLOCK SEARCH FUNCTION
2539                               ;RSDS=BAD GOOD=CORRECT ANS
2540 011620 005077 167272      CLR     @RSAS      ;WRITE INTO ATTENTION SUMMARY REGISTER
2541                               ;SHOULD BE NO RMR ERROR BECAUSE
2542                               ;WRITING RSAS IS ALLOWED ANYTIME.
2543 011624 017700 167264      MOV @RSER,BAD   ;GET RSER REG
2544 011630 012701 000000      MOV #0,GOOD    ;GET CORRECT ANS
2545 011634 020100      CMP GOOD,BAD  ;DID RMR SET IN RSER?
2546 011636 001435      BEQ 1S       ;NO
2547 011640 104402 011644      TYPE ,.+2    ;ASCIZ <15><12>"RMR ERROR SHOULD NOT SET WHILE WRITING
2548 011730 104000      HLT        ;RSER=BAD GOOD=CORRECT ANS
2549 011732 104426      DSCK      ;CHECK RSDS TO
2550 011734 030400      30400      ;EQUAL 30400
2551 011736 104000      HLT        ;RSDS=BAD GOOD=CORRECT ANS
2552 011740 022777 004231 167132  CMP #4231,@RSCS1 ;DID CORRECT BITS SET IN RSCS1
2553 011746 001401      BEQ 4S       ;YES
2554 011750 104040      HLT     !DS      ;RSCS1 SHOULD=4231
2555                               ;RSDS SHOULD=30400
2556                               ;RSER SHOULD=0
2557 011752 104414      4S:      CLRDK      ;CLEAR ALL REGISTERS
2558 011754 005777 167134      TST     @RSER    ;RSER SHOULD CLEAR
2559 011760 001401      BEQ 3S       ;RSER OK
2560 011762 104040      HLT     !DS      ;RSER SHOULD=0 FOR THE
2561                               ;CLEAR BIT WAS LOADED IN RSCS2
2562 011764 022777 004200 167106 3S:      CMP #4200,@RSCS1 ;RSCS1 SHOULD=4200 FOR THE
2563 011772 001401      BEQ 4S       ;CLEAR BIT WAS LOADED IN RSCS2
2564 011774 104040      HLT     !DS      ;RSCS1 SHOULD=4200

```

```

2565 ;*****TEST 53*****DRIVE SELECT TEST*****
2566 ;TEST 53          DRIVE SELECT TEST
2567 ;*****TST53: SCOPE*****
2568 011776 104400
2569
2570 ;MODULE TESTED: M7755
2571 ;THE PROGRAM LOADS A DRIVE REGISTER, OF THE DRIVE UNDER TEST, TO ALL ONES.
2572 ;THE PROGRAM THEN FINDS A NON-EXISTENT DRIVE AND TRIES TO LOAD ITS
2573 ;REGISTER WITH ALL ZEROS. THIS SHOULD CAUSE "NED" TO
2574 ;SET IN RSCS2. THE PROGRAM RE-SELECTS THE DRIVE UNDER TEST AND CHECKS
2575 ;ITS REGISTER TO SEE IF IT WAS MODIFIED. IT SHOULD CONTAIN ALL ONES.
2576 ;CHECK UNIT NO. COMPARATOR, E19-M7755 IF TEST FAILS
2577
2578 012000 104414      MRDSEL: CLRDK      ;CLEAR ALL REGISTERS
2579 012002 104416      MRDMD
2580 012004 104420      MRCK
2581 012006 022701      22701
2582 012010 104424      MRINT
2583
2584 012012 012777 177777 167070      MOV #1, JRSDA      ;PUT DRIVE INTO MAINT MODE
2585
2586 ;SEARCH FOR NON EXISTENT DRIVES
2587
2588 012020 012737 000401 001216      MOV #401, WORK
2589 012026 005001      CLR GOOD
2590 012030 010177 167046      1$:    MOV GOOD, JRSCS2      ;LOAD UNIT NO
2591 012034 005777 167054      TST JRSER      ;IS THIS A NED?
2592 012040 032777 010000 167034      BIT #BIT12, JRSCS2      ;IS THIS A NED?
2593 012046 001005      BNE 2$      ;FOUND NED
2594 012050 005201      INC GOOD      ;UPDATE UNIT NUMBER
2595 012052 006137 001216      ROL WORK      ;KEEP LOOKING FOR NED
2596 012056 103460      BCS NEDON      ;COULD NOT FIND ANY NON EXISTENT DRIVES
2597 012060 000763      BR 1$      ;LOOK FOR NED
2598 012062 012777 004000 167010 2$:    MOV #4000, JRSCS1      ;CLEAR NED
2599 012070 010137 001222      MOV GOOD, WORK1      ;SAVE NED NUMBER
2600 012074 010177 167002      MOV GOOD, JRSCS2      ;LOAD UNIT # OF NED INTO RSCS2
2601 012100 005077 167004      CLR JRSDA      ;WRITE INTO A NON EXISTENT DRIVE REG
2602
2603
2604 012104 017700 166772      MOV JRSCS2, BAD      ;THIS SHOULD CAUSE NED TO
2605 012110 052701 010100      BIS #10100, GOOD      ;SET IN RSCS2
2606
2607 012114 020100      CMP GOOD, BAD      ;PUT CORRECT ANS IN GOOD
2608 012116 001401      BEQ .+4      ;BY SETTING NED AND IR
2609 012120 104000      HLT      ;IS RSCS2 CORRECT?
2610
2611 012122 022777 160200 166750      CMP #160200, JRSCS1      ;YES
2612 012130 001401      BEQ .+4      ;RSCS2=BAD GOOD=CORRECT ANS
2613 012132 104004      HLT      ;IS CS1 CORRECT
2614
2615

```

MAINDEC-11-DZRSE-C MACY11 27(732) 25-SEP-76 10:44 PAGE 66
 DZRSEC.P11 TST53 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC DRIVE SELECT TEST

2616	012134	005777	166756	TST	RSAS	DID ANY ATTENTION BITS SET?
2617	012140	001401		BEQ	+4	NO
2618	012142	104100		HLT	:AS	NO ATTENTION BITS SHOULD BE SET
2619	012144	112777	000100 166762	MOVB	#100, RSCS1B	CLEAR TRE
2620	012152	032777	010000 166722	BIT	#NED, RSCS2	DID NED CLEAR
2621	012160	001401		BEQ	+4	YES
2622	012162	104040		HLT	:DS	NED DID NOT CLEAR IN RSCS2
2623						BY CLEARING TRE BIT IN RSCS1
2624	012164	013777	001162 166710	MOV	UNNUM, RSCS2	LOAD CORRECT UNIT NUMBER
2625	012172	022777	177777 166710	CMP	#-1, RSDA	DID RSDA GET MODIFIED
2626						WHILE WRITING INTO A NON
2627						EXISTENT DRIVE?
2628	012200	001443		BEQ	NNDD	NO
2629	012202	104004		HLT	:DA	RSDA SHOULD = -1
2630	012204	013700	001222	MOV	WORK1, BAD	IT GOT MODIFIED WHILE WRITING
2631	012210	013701	001162	MOV	UNNUM, GOOD	INTO A NED
2632	012214	104000		HLT		GOOD=DRIVE UNDER TEST
2633	012216	000434		BR	NNDD	BAD=NON EXISTENT DRIVE THAT WAS
2634						IN RSCS2 WHEN RSDA GOT MODIFIED
2635	012220	032737	010000 001170	NEDON:	BIT #BIT12, ONCEE	WAS THIS TYPED BEFORE?
2636	012226	001030		BNE	NNDD	YES
2637	012230	104402	012234	TYPE	.+2	ASCIZ <15><12>"COULD NOT FIND A NON-EXISTENT DRIVE"
2638	012302	052737	010000 001170	BIS	#BIT12, ONCEE	SET TYPED MESSAGE FLAG
2639	012310			NNDD:		

MAINDEC-11-DZRSE-C
DZRSEC.P11 TST54

RS11-R503 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 67

2640
 2641
 2642
 2643 012310 104400 TEST 54 MAINTENANCE MODE WRITE TEST
 2644
 2645 ;MODULE TESTED: M7771, M7753, M7751
 2646 ;THIS IS AN R503 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR
 2647 ;WRITE TEST. WE ARE TESTING THE COMPLETE DATA PATH FOR A DATA
 2648 ;TRANSFER TO THE DISK. MILLION ENCODED DATA TO BOTH SURFACES IS
 2649 ;CHECKED ALONG WITH CORRECT GENERATION OF THE CRC WORD AT THE END
 2650 ;OF THE SECTOR. INDEX PULSES, RESYNC, TIMING PREAMBLE, AND SECTOR
 2651 ;PULSES ARE ALSO CHECKED.
 2652
 2653 012312 012737 001602 001144 MRWRT: MOV #1602,FLAG2 ;SET TEST FLAG
 2654 012320 104414 CLR0K ;CLEAR DRIVE REGISTERS
 2655 012322 012737 000040 001170 MOV #40,ONCEE ;SETUP TEST FLAGS
 2656 012330 104430 MRIND ;SEND INDEX PULSE TO MR REG
 2657 012332 104420 MRCK ;CHECK MR REG
 2658 012334 022701 22701 ;TO EQUAL 22701
 2659 012336 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
 2660 ;BY SENDING 2 CLOCK PULSES
 2661
 2662 ;FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
 2663 ;DATA BUFFER WORDS ARE :A WORD OF ALL 0'S
 2664 ; :A WORD OF ALL 1'S
 2665 ; :FLOATING 1'S PATTERN (16 WORDS)
 2666 ; :A PATTERN OF 146314 (46 WORDS)
 2667
 2668 012340 012702 030114
 2669 012344 005022 177777
 2670 012346 012722
 2671 012352 005003
 2672 012354 000261
 2673 012356 006103
 2674 012360 103402
 2675 012362 010322
 2676 012364 000774
 2677 012366 012703 000056
 2678
 2679 012372 012704 146314
 2680 012376 010422
 2681 012400 005303
 2682 012402 001375
 1S: MOV #INBUF,R2 ;GET LOCATION OF OUTBUF
 CLR (R2)+ ;CLEAR 1ST LOCATION
 2S: MOV \$-1,(R2)+ ;2ND WORD OF ALL ONES
 CLR R3 ;CLEAR WORK LOC TO GENERATE
 SEC ;A PATTERN OF FLOATING ONES
 ROL R3 ;GET PATTERN
 BCS 2S ;DONE GET OUT
 MOV R3,(R2)+ ;FILL BUFFER
 BR 1S ;CONT
 2S: MOV #46.,R3 ;FILL REMAINING PORTION OF
 3S: MOV #146314,R4 ;BUFFER WITH A PATTERN OF 146314
 MOV R4,(R2)+ ;LOAD BUFFER
 DEC R3 ;DONE YET?
 BNE 3S ;NO
 ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) TO SECTOR 0
 2685
 2686 012404 012777 030114 166474
 2687 012412 012777 177700 166464
 2688 012420 012777 000061 166452
 2689 012426 104454
 MOV #INBUF,AR5BA ;LOAD BUS ADDR REG
 MOV #177700,AR5WC ;LOAD WORD COUNT REG
 MOV #61,AR5CS1 ;LOAD WRITE COMMAND
 GETSP ;CLOCK ROUTINE TO GET SECTOR PULSE
 ;TO CLEAR OUT COUNTERS AND REGISTERS
 ;THAT OTHERWISE COULD NOT BE CLEARED.
 ;COULD NOT SET SECTOR PULSE (0)
 ;CLOCK MR REG SP = 1
 HLT SPASS !MR

2694 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
 2695 012434 104430 MRIND
 2696 012436 104420 MRCK
 2697 012440 020501 20501
 2698 012442 104000 HLT
 2699 ;CHECK MR REG TO EQUAL
 2700 ;20501 FOR A
 2701 ;WRITE COMD HAS BEEN ISSUED
 2702 012444 012737 001000 001204
 2703 012452 052737 000040 001170
 2704 012460 104446 MRWRT1: MCLK1
 2705 012462 104420 MRCK
 2706 012464 030511 30511
 2707 012466 104000 HLT
 2708 012470 104450 MCLK0
 2709 012472 104420 MRCK
 2710 012474 020501 20501
 2711 012476 104000 HLT
 2712 012500 005337 001204 DEC REPT
 2713 012504 001365 BNE MRWRT1
 2714 ;TYPE OUT CLOCK COUNT IF ERROR OCCURS
 2715 ;STEP THRU RESYNC PERIOD
 2716 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
 2717 012506 104446 ;SP=0 EQUALS SECTOR PULSE
 2718 012510 104420 MCLK1
 2719 012512 030111 MRCK
 2720 012514 104000 30111
 2721 012516 104450 HLT
 2722 012520 104420 MCLK0
 2723 012522 020101 MRCK
 2724 012524 104000 20101
 2725 HLT
 2726 ;MR=BAD GOOD=CORRECT ANS
 2727 ;CHECK MR
 2728 012526 012737 000077 001204 ;TO EQUAL 20101
 2729 012534 104446 MRWRT2: MCLK1
 2730 012536 104420 MRCK
 2731 012540 031511 31511
 2732 012542 104000 HLT
 2733 012544 104450 MCLK0
 2734 012546 104420 MRCK
 2735 012550 021501 21501
 2736 012552 104000 HLT
 2737 012554 005337 001204 DEC REPT
 2738 012560 001365 BNE MRWRT2
 2739 ;DONE YET
 2740 ;NO LOOP

2739 ;DRIVE SHOULD NOW RECEIVE 1ST WORD TO BE WRITTEN

2740

2741 012562 104446 MCLK1 ;CLOCK MR REG
 2742 012564 104420 MRCK ;CHECK MR REG
 2743 012566 131511 131511 ;TO EQUAL 131511
 2744 012570 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS
 2745 012572 104450 MCLK0 ;CLOCK MR REG
 2746 012574 104420 MRCK ;MR REG SHOULD
 2747 012576 025501 25501 ;EQUAL 25501
 2748 012600 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS
 2749 012602 104446 MCLK1 ;CLOCK MR REG
 2750 012604 104420 MRCK ;MR SHOULD EQUAL
 2751 012606 135511 135511 ;35511
 2752 012610 104000 HLT

2753 ;PERFORM NEXT STEP 8 TIMES TO FINISH WRITING PREAMBLE

2754 012612 012737 000010 001204 MOV \$10,REPT

2755 012620 104450 MRWRT3: MCLK0 ;CLOCK MR REG
 2756 012622 104420 MRCK ;CHECK MR REG
 2757 012624 025501 25501 ;TO EQUAL 25501
 2758 012626 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2759 012630 104446 MCLK1 ;CLOCK MR REG
 2760 012632 104420 MRCK ;CHECK MR REG
 2761 012634 135511 135511 ;TO EQUAL 135511
 2762 012636 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS
 2763 012640 005337 DEC REPT ;DONE YES?
 2764 012644 001365 BNE MRWRT3 ;NO LOOP BACK

2765

2766 ;MOVE DATA WORD INTO RS03 SHIFT REGISTER (M7753)

2767

2768 012646 104450 MCLK0 ;CLOCK MR REG
 2769 012650 104420 MRCK ;CHECK MR REG
 2770 012652 021501 21501 ;TO EQUAL 21501
 2771 012654 104000 HLT ;MR=BAD GOOD=CORRECT ANS

2772

2773 ;ENCODE SYNC 1 (M7751)

2774

2775 012656 104446 MCLK1 ;CLOCK MR REG
 2776 012660 104420 MRCK ;MR REG SHOULD
 2777 012662 123511 123511 ;EQUAL 123511
 2778 012664 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2779 012666 104450 MCLK0 ;CLOCK MR REG
 2780 012670 104420 MRCK ;MR REG SHOULD NOW
 2781 012672 033501 33501 ;EQUAL 33501
 2782 012674 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2783 012676 012705 030114 MOV #INBUF,RS ;GET STARTING ADDR FOR DATA BUFFER
 2784 012702 011504 MOV (R5),R4 ;GET DATA

MAINDEC-11-DZRSE-C
DZRSEC.P11 TST54 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 70

2785	012704	012737	002156	001216	MOV	#1134.,WORK	DOING A 1 SECTOR TRANSFER 63 WORDS
2786							18 BITS PER WORD-CLOCK LOOPS
2787							TAKE CARE OF 1 BIT AT A TIME
2788							63 TIMES 18 EQUALS 1134 LOOPS
2789							TO GET THROUGH SECTOR (LAST WORD DONE SEPARATELY)
2790	012712	052737	000100	001170	IS:	BIS #BIT6,ONCEE	SET 1ST TRANSFER WORD FLAG
2791	012720	104432				XBIT CLKD1	GET 1 BIT OF DATA
2792	012722	104434					SET MCLK IN RSMR
2793							AND CALCULATE MR REG
2794							FOR CORRECT DATA (MWDB)
2795	012724	104000				HLT CLKD0	MR REG NOT CORRECT
2796	012726	104436					CLEAR MCLK TO
2797							COMPLETE TRANSFER OF THIS BIT
2798							CALCULATE CORRECT ANS FOR
2799							MR REG (MWDB)
2800	012730	104000					MR=BAD GOOD=CORRECT ANS
2801	012732	032737	000200	001170		BIT #BIT7,ONCEE	ON LAST WORD YET?
2802	012740	001015				BNE 2S	YES
2803	012742	032737	000400	001170		BIT #BIT8,ONCEE	ON CRC WORD YET?
2804	012750	001040				BNE 3S	YES
2805	012752	005337	001216			DEC WORK	DONE WITH 63 WORDS?
2806	012756	001360				BNE 1S	;NO
2807							
2808	012760	052737	000200	001170		BIS #BIT7,ONCEE	SET LAST WORD FLAG
2809	012766	012737	000023	001216	2S:	MOV #19.,WORK	SET UP TO TRANSFER LAST WORD
2810	012774	005337	001216			DEC WORK	DONE YET?
2811	013000	001347				BNE 1S	NO
2812	013002	052737	000400	001170		BIS #BIT8,ONCEE	SET TRANSFERRING CRC WORD
2813	013010	042737	000200	001170		BIC #BIT7,ONCEE	CLEAR LAST WORD FLAG
2814	013016	004737	024430			JSR PC,GENCRC	GENERATE CRC WORD
2815							AND LEAVE IN "WORK"
2816	013022	012702	030114			MOV \$INBUF,R2	GO TO END
2817	013026	062702	000200			ADD #200,R2	OF DATA BUFFER
2818	013032	013712	001216			MOV WORK,3R2	LOAD CRC WORD
2819	013036	010205				MOV R2,R5	RESET POINTER FOR
2820	013040	162705	000002			SUB #2,R5	RS FOR CRC WD
2821	013044	012737	000023	001216	3S:	MOV #19.,WORK	SETUP TO XFER CRC
2822	013052	005337	001216			DEC WORK	DONE YET
2823	013056	001320				BNE 1S	;NO
2824							
2825							
2826							
2827	013060	104446				MCLK1	CLOCK MR REG TO STOP THROUGH
2828							THE RS03 SECTOR DEAD BAND AREA
2829	013062	104420				MRCK	CHECK MR REG
2830	013064	113511				113511	TO EQUAL 113511
2831	013066	104000				HLT	MR REG=BAD GOOD=CORRECT ANS

2832 ;LOOP 17 TIMES

2833

2834 013070 012737 000017 001204 4S: MOV #17,REPT

2835 013076 104450 MCLK0 ;CLOCK MR REG

2836 013100 104420 MRCK ;CHECK MR REG

2837 013102 003501 3501 ;TO EQUAL 3501

2838 013104 104000 HLT ;MR=BAD GOOD=CORRECT ANS

2839 013106 104446 MCLK1 ;CLOCK MR REG

2840 013110 104420 MRCK ;CHECK MR REG

2841 013112 113511 113511 ;TO EQUAL 113511

2842 013114 104000 HLT ;MR=BAD GOOD=CORRECT ANS

2843 013116 005337 001204 DEC REPT

2844 013122 001365 BNE 4S ;DONE LOOPING YET?

2845 ;NO

2846 ;FINISH UP

2847 013124 104450 MCLK0 ;CLOCK MR REG

2848 013126 104420 MRCK ;CHECK MR REG

2849 013130 003501 3501 ;TO EQUAL 3501

2850 013132 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS

2851 013134 104446 MCLK1 ;CLOCK MR REG

2852 013136 104420 MRCK ;CHECK MR REG

2853 013140 111511 111511 ;TO EQUAL 111511

2854 013142 104000 HLT ;MR=BAD GOOD=CORRECT ANS

2855 013144 104450 MCLK0 ;CLOCK MR REG

2856 013146 104420 MRCK ;CHECK MRE REG

2857 013150 001501 1501 ;TO EQUAL 1501

2858 013152 104000 HLT ;MR=BAD GOOD=CORRECT ANS

2859 ;TRANSFER SHOULD NOW BE COMPLETE

2860

2861

2862 013154 104446 MCLK1 ;CLOCK MR REG

2863 013156 104420 MRCK ;CHECK MR

2864 013160 012711 12711 ;REG TO

2865 013162 104000 HLT ;EQUAL 12711

2866 013164 104450 MCLK0 ;CLOCK MR REG

2867 013166 104420 MRCK ;CHECK MR REG

2868 013170 002701 2701 ;TO

2869 013172 104000 HLT ;EQUAL 2701

2870 ;NOW TEST CONTROLLER

2871

2872

2873 013174 005777 165700 TST #RS1CS1 ;ANY ERRORS?

2874 013200 100001 BPL 5S ;NO

2875 013202 104014 HLT !DA!WC ;YES

2876 013204 005777 165674 5S: TST #RS1WC ;DID WC GO TO 0

2877 013210 001401 BEQ +4 ;YES

2878 013212 104010 HLT !WC ;WC SHOULD BE = TO 0

2879 013214 022777 000001 165666 CMP #1,#RS1DA ;DID RSDA INCREMENT TO A 1

2880 013222 001401 BEQ +4 ;YES

2881 013224 104004 HLT !DA ;NO RSDA SHOULD=1

2882 013226 032737 000002 001144 BIT #BIT1,FLAG2 ;IN MAINT VERIFY TEST?

2883 013234 001002 BNE +6 ;NO

2884 013236 000137 021450 JMP #MRVR2 ;YES, GO TO VERIFY TEST

```

2885 ;*****TEST 55 MAINTENANCE READ TEST*****
2886 ;*****TST55: SCOPE*****
2887
2888 013242 104400
2889
2890 ;MODULE TESTED: M7771, M7753, M7751
2891 ;THIS IS AN RS03 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR READ TIMING
2892 ;TEST. WE ARE TESTING THE COMPLETE DATA PATH FROM THE DISK DECODING LOGIC
2893 ;TO CORE MEMORY. (THE PHASE LOCK LOOP IS NOT TESTED)
2894
2895 013244 104414 MRRD: CLRDK      :CLEAR DRIVE REGISTERS
2896 013246 052737 000040 001170    BIS      #:BITS,ONCEE   :SET TYPE CLOCK COUNT FLAG
2897 013254 042737 047716 001170    BIC      #:47716,ONCEE  :CLEAR ALL OTHER FLAG BITS
2898 013262 104430          MRIND     :SEND INDEX PULSE TO MR REG
2899 013264 104420          MRCK      :CHECK MR REG
2900 013266 022701          22701    :TO EQUAL 22701
2901 013270 104424          MRINT     :INIT MAINT MODE (CLEAR MRSP)
2902                               :BY SENDING 2 CLOCK PULSES
2903
2904 013272 005037 001144       CLR      FLAG2      :CLEAR FLAG TEST BITS
2905
2906 ;FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
2907 ;DATA BUFFER WORDS ARE :A WORD OF ALL 0'S
2908 ;                           A WORD OF ALL 1'S
2909 ;                           FLOATING 1'S PATTERN (16 WORDS)
2910 ;                           A PATTERN OF 146314 (46 WORDS)
2911
2912 013276 012702 030114       MOV      #INBUF,R2  :GET LOCATION OF INBUF
2913 013302 005022             CLR      (R2)+    :CLEAR 1ST LOCATION
2914 013304 012722 177777       MOV      #-1,(R2)+ :2ND WORD OF ALL ONES
2915 013310 005003             CLR      R3        :CLEAR WORK LOC TO GENERATE
2916 013312 000261             SEC      :A PATTERN OF FLOATING ONES
2917 013314 006103             1S:     ROL      R3        :GET PATTERN
2918 013316 103402             BCS      2S        :DONE GET OUT
2919 013320 010322             MOV      R3,(R2)+ :FILL BUFFER
2920 013322 000774             BR      1S        :CONT
2921 013324 012703 000056       2S:     MOV      #46,R3   :FILL REMAINING PORTION OF
2922 013330 012704 146314       MOV      #146314,R4 :BUFFER WITH A PATTERN OF 146314
2923 013334 010422             3S:     MOV      R4,(R2)+ :LOAD BUFFER
2924 013336 005303             DEC      R3        :DONE YET
2925 013340 001375             BNE      3S        :NO
2926
2927
2928
2929
2930
2931 ;NOTE
;INBUF CONTAINS THE TABLE OF DATA WHICH IS "READ"
;VIA THE MRDB BIT IN RSMR.
;OUTBUF IS WHERE THE DATA WORDS FROM THE
;MASSBUS ARE STORED.

```

H06

MAINDEC-11-DZRSE-C
DZRSEC.P11 TST55

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 73
MAINTENANCE READ TEST

2932 ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
 2933
 2934 013342 012777 030714 165536 MOV #OUTBUF, JRSBA ;LOAD BUS ADDR REG
 2935 013350 012777 177700 165526 MOV \$177700, JRSWC ;LOAD WORD COUNT REG
 2936 013356 012777 000071 165514 MOV #71, JRSCS1 ;LOAD READ COMMAND
 2937 013364 012702 000100 MOV \$100, R2 ;CLEAR THE OUTBUF TABLE SO THAT
 2938 013370 012703 030714 MOV #OUTBUF, R3 ;WHEN THE READ IS FINISHED, WE CAN
 2939 013374 005023 CLR (R3)+ ;COMPARE WHAT WE GOT (OUTBUF)
 2940 013376 005302 DEC R2 ;WITH WHAT WE EXPECTED (INBUF).
 2941 013400 001375 BNE 45
 2942 013402 104454 GETSP
 2943
 2944
 2945 013404 104220 HLT !MR ;CLOCK ROUTINE TO GET SECTOR PULSE
 2946 013406 104456 SPASS ;TO CLEAR OUT COUNTERS AND REGISTERS
 2947 ;THAT OTHERWISE COULD NOT BE CLEARED.
 2948 ;COULD NOT SET SECTOR PULSE (0)
 2949 013410 104430 ;CLOCK MR REG SP = 1
 2950 013412 104420 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
 2951 013414 022601 MRIND ;CHECK MR REG TO EQUAL
 2952 013416 104000 MRCK ;22601 FOR A
 2953 ;READ COMD
 2954 ;STEP THRU RESYNC PERIOD
 2955
 2956 013420 012737 001000 001204 MOV #512, REPT ;TYPE OUT CLOCK COUNT
 2957 013426 052737 000040 001170 BIS #BITS, ONCEE ;CLOCK MR REG
 2958 013434 104446 MRRD1: MCLK1 ;CHECK FOR
 2959 013436 104420 MRCK ;CORRECT DATA
 2960 013440 032611 32611 ;MR=BAD GOOD=CORRECT DATA
 2961 013442 104000 HLT ;CLOCK MR REG
 2962 013444 104450 MCLK0 ;CHECK FOR
 2963 013446 104420 MRCK ;CORRECT DATA
 2964 013450 022601 22601 ;ERROR WHILE CLOCKING THROUGH RESYNC
 2965 013452 104000 HLT ;FINISH LOOPING
 2966 013454 005337 001204 DEC REPT ;THROUGH RESYNC PERIOD
 2967 013460 001365 BNE MRRD1
 2968 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
 2969 ;SP=0 EQUALS SECTOR PULSE
 2970
 2971 013462 104446 MCLK1 ;CLOCK MR REG
 2972 013464 104420 MRCK ;MR SHOULD
 2973 013466 032211 32211 ;EQUAL 32211
 2974 013470 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2975 013472 104450 MCLK0 ;CLOCK MR REG
 2976 013474 104420 MRCK ;CHECK MR
 2977 013476 022201 22201 ;TO EQUAL 22201
 2978 013500 104000 HLT ;MR=BAD GOOD=CORRECT ANS

2979 ;PERFORM ?1 MAINT CLOCK OPERATIONS--

2980
 2981 013502 012737 000107 001204 MRRD2: MOV #71.,REPT
 2982 013510 104446 MCLK1 ;CLOCK MR REG
 2983 013512 104420 MRCK ;CHECK MR REG
 2984 013514 033611 33611 ;TO EQUAL 33611
 2985 013516 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2986 013520 104450 MCLK0 ;CLOCK MR REG
 2987 013522 104420 MRCK ;CHECK MR REG
 2988 013524 023601 23601 ;TO EQUAL 23601
 2989 013526 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2990 013530 005337 001204 DEC REPT
 2991 013534 001365 BNE MRRD2 ;DONE YET
 2992 ;NO LOOP

2993 ;READ SYNC"1"

2994
 2995 013536 012777 000005 165360 MOV #5,0RSMR
 2996 013544 012777 000015 165352 MOV #15,0RSMR
 2997 013552 104420 MRCK
 2998 013554 133615 133615 HLT

3000
 3001
 3002 013560 005037 001226 MRD3: CLR WORK3 ;CLEAR CLOCK COUNT FOR DATA WD
 3003 013564 012705 030114 MOV #INBUF,RS ;GET STARTING ADDRESS FOR DATA BUFFER
 3004 013570 162705 000002 SUB #2,RS
 3005 013574 012737 000045 001206 MOV #45,REPT1 ;SETUP COUNTER FOR 1ST SB BIT
 3006 013602 012737 002200 001204 MOV #1152.,REPT ;SETUP COUNTER TO TRANSFER
 3007 ;64 WORDS-18X64=1152
 3008 ;1 CLOCK PER 1 BIT OF DATA
 3009 013610 104444 IS: RBIT ;GET 1 DATA BIT
 3010 013612 104440 CLKR1 ;CLOCK MR REG
 3011 013614 104000 HLT ;MR NOT CORRECT
 3012
 3013 013616 104442 CLKRO ;CLOCK MR REG
 3014 013620 104000 HLT ;MR REG NOT CORRECT
 3015
 3016 013622 005337 001204 DEC REPT ;DONE WITH COMPLETE TRANSFER
 3017 013626 001370 1S BNE ;NO

J06

MAINDEC-11-DZRSE-C
DZRSEC.P11 TST55 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 75

```

3018 013630 032737 000400 001170 25: BIT #BIT8,ONCEE ; DID WE ALREADY DO CRC?
3019 013636 001030 000400 001170 BNE 3S ; YES
3020 013640 052737 000400 001170 BIS #BIT8,ONCEE ; NO SET CRC FLAG
3021 013646 013737 001206 001174 MOV REPT1,SAVEE ; SAVE REPT1
3022 013654 004737 024430 JSR PC,GENCRC ; GENERATE CRC WORD
3023 ; AND LEAVE IN LOC "WORK"
3024 013660 012702 030114 MOV #INBUF,R2
3025 013664 013737 001174 001206 MOV SAVEE,REPT1 ; RESTORE REPT1
3026 013672 062702 000200 ADD #200,R2 ; STORE CRC WORD AT END OF
3027 013676 013712 001216 MOV WORK,MR2 ; INBUF TABLE
3028 013702 010205 MOV R2,R5
3029 013704 162705 000002 SUB #2,R5
3030 013710 012737 000022 001204 MOV #18.,REPT ; SETUP TO TRANSFER 1 WD
3031 013716 000734 BR 1S ; TRANSFER CRC WD
3032 013720 104446 3S: MCLK1 ; CLOCK MR REG
3033 013722 104420 MRCK ; CHECK MR REG
3034 013724 117611 117611 ; TO EQUAL
3035 013726 104000 HLT ; 117611
3036 013730 104450 MCLK0 ; CLOCK MR REG
3037 013732 104420 MRCK ; CHECK MR
3038 013734 003601 3601 ; TO EQUAL
3039 013736 104000 HLT ; 3601
3040 013740 104446 MCLK1 ; CLOCK MR REG
3041 013742 104420 MRCK ; CHECK MR
3042 013744 113611 113611 ; TO EQUAL
3043 013746 104000 HLT ; 113611
3044 013750 104450 MCLK0 ; CLOCK MR REG
3045 013752 104420 MRCK ; CHECK MR
3046 013754 003601 3601 ; TO EQUAL
3047 013756 104000 HLT ; 3601
3048 ; PERFORM 20 MAINTENANCE CLOCK OPERATIONS
3049 ; STEP INTO END OF SECTOR DEAD BAND
3050 ; EBL IS NOW ASSERTED
3051
3052
3053 013760 012737 000020 001204 MRD4: MOV #20,REPT
3054 013766 104446 1S: MCLK1 ; CLOCK MR REG
3055 013770 104420 MRCK ; CHECK MR REG
3056 013772 113611 113611 ; TO EQUAL
3057 013774 104000 HLT ; 113611
3058 013776 104450 MCLK0 ; CLOCK MR REG
3059 014000 104420 MRCK ; CHECK MR
3060 014002 003601 3601 ; REG TO
3061 014004 104000 HLT ; EQUAL 3601
3062 014006 005337 001204 DEC REPT ; DONE YET?
3063 014012 001365 BNE 1S ; NO
3064 ; PERFORM ONE MAINTENANCE CLOCK OPERATION
3065 ; SHOULD GET STROBE BUFFER
3066
3067
3068 014014 104446 MCLK1 ; CLOCK MR REG
3069 014016 104420 MRCK ; CHECK MR
3070 014020 117611 117611 ; REG TO
3071 014022 104000 HLT ; EQUAL 117611

```

3072 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3073 ;SHOULD COMPLETE TRANSFER.

3075 014024 104450	004270 165044	MRD5:	MCLKO	#4270,0RSCS1	;CLOCK MR REG
3076 014026 022777		CMP	1S	;ANY ERRORS?	
3077 014034 001401		BEQ	1S	;NO	
3078 014036 104054		HLT	:DA:DS:WC		
3079 014040 005777	165040	1S:	TST	0RSWC	;DID WC GO TO 0
3080 014044 001401		BEQ	+4	;YES	
3081 014046 104010		HLT	:WC	;WC REG SHOULD=0	
3082 014050 022777	000001	165032	CMP	#1,0RSDA	;DOES RSAD=1
3083 014056 001401		BEQ	+4	;YES	
3084 014060 104004		HLT	:DA	;NO RSDA SHOULD=1	

3085 ;COMPARE DATA READ WITH INPUT BUFFER
3086 ;WILL ONLY TYPEOUT 10 ERRORS --- BUT IF SW12 IS SET
3087 ;IT WILL TYPE OUT ALL ERRORS

3090 014062 042737	000040	001170	MRD6:	BIC	#BITS,ONCE	;CLEAR CLOCK TYPEOUT
3091 014070 012701	030114		MOV	#INBUF,GOOD	;GET STARTING LOC OF EXPECTED DATA	
3092 014074 012700	030714		MOV	#OUTBUF,BAD	;GET STARTING LOC OF DATA "READ" FROM DISK	
3093 014100 012737	000012	001204	MOV	#12,REPT	;SET UP ERROR COUNTER	
3094 014106 012705	000101		MOV	#101,RS	;COMPARE 1 SECTOR	
3095 014112 005305			3S:	DEC	R5	;DONE WITH SECTOR
3096 014114 001445			BEQ	2S	;YES GET OUT	
3097 014116 022021			CMP	(BAD)+,(GOOD)+	;IS DATA CORRECT?	
3098 014120 001774			BEQ	3S	;YES	
3099 014122 032777	010000	164676	BIT	#BIT12,0SWR	;TYPE ALL ERRORS?	
3100 014130 001003			BNE	1S	;YES	
3101 014132 005337		001204	DEC	REPT	;TYPED OUT 10 ERRORS YET?	
3102 014136 001434			BEQ	2S	;YES GET OUT	
3103 014140 024041			1S:	CMP	-(BAD),-(GOOD)	;GET ERROR
3104 014142 010003			MOV	BAD,R3	;SAVE CONTENTS OF	
3105 014144 010104			MOV	GOOD,R4	;GOOD AND BAD	
3106 014146 011300			MOV	(R3),BAD	;GET DATA & PLEASE	
3107 014150 011401			MOV	(R4),GOOD	;IN GOOD AND BAD	
3108 014152 104000			HLT		;TYPE OUT ERROR	
3109 014154 010300			MOV	R3,BAD	;PUT ADDRESS BACK	
3110 014156 010401			MOV	R4,GOOD	;INTO GOOD & BAD	
3111 014160 010037	001216		MOV	BAD,WORK		
3112 014164 032777	020000	164634	BIT	#BIT13,0SWR		
3113 014172 001014			BNE	4S		
3114 014174 104402	014200		TYPE	.+2	.ASCIZ "BAD ADDRESS= "	
3115 014216 013746	001216		MOV	WORK,-(6)	;PUT WORK ON STACK	
3116 014222 104406			TYPES		;TYPE STACK IN OCTAL - SUPRESS	
3117 014224 022021			CMP	(BAD)+,(GOOD)+		
3118 014226 000731			BR	3S		
3119 014230					;DONE	

3120 ;*****
 3121 ;TEST 56 MAINTENANCE MODE DATA WRITE CHECK TEST
 3122 ;*****
 3123 014230 104400 TST56: SCOPE
 3124
 3125 ;MODULE TESTED: M7771, M7753, M7751
 3126 ;A ONE SECTOR TRANSFER IS DONE WITH A WRITE CHECK FUNCTION.
 3127 ;WITHIN THE RS03, A WRITE CHECK FUNCTION IS IDENTICAL TO A
 3128 ;READ FUNCTION.
 3129
 3130 014232 104414 MRWCK: CLRDK :CLEAR DRIVE REGISTERS
 3131 014234 052737 000040 001170 BIS #BITS,ONCEE :SET TYPE CLOCK COUNT FLAG
 3132 014242 042737 047716 001170 BIC #47716,ONCEE :CLEAR ALL OTHER FLAG BITS
 3133 014250 104430 MRIND :SEND INDEX PULSE TO MR REG
 3134 014252 104420 MRCK :CHECK MR REG
 3135 014254 022701 22701 :TO EQUAL 22701
 3136 014256 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
 3137 :BY SENDING 2 CLOCK PULSES
 3138
 3139 014260 012737 000004 001144 MOV #4,FLAG2 :SET WC FLAG FOR CLKRI ROUTINE
 3140
 3141 ;FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
 3142 ;DATA BUFFER WORDS ARE :A WORD OF ALL 0'S
 3143 :A WORD OF ALL 1'S
 3144 :FLOATING 1'S PATTERN (16 WORDS)
 3145 :A PATTERN OF 146314 (46 WORDS)
 3146
 3147 014266 012702 030114 MOV #INBUF,R2 :GET LOCATION OF INBUF
 3148 014272 005022 CLR (R2)+ :CLEAR 1ST LOCATION
 3149 014274 012722 177777 MOV #-1,(R2)+ :2ND WORD OF ALL ONES
 3150 014300 005003 CLR R3 :CLEAR WORK LOC TO GENERATE
 3151 014302 000261 SEC :A PATTERN OF FLOATING ONES
 3152 014304 006103 1S: ROL R3 :GET PATTERN
 3153 014306 103402 BCS 2S :DONE GET OUT
 3154 014310 010322 MOV R3,(R2)+ :FILL BUFFER
 3155 014312 000774 BR 1S :CONT
 3156 014314 012703 000056 2S: MOV #46,R3 :FILL REMAINING PORTION OF
 3157 014320 012704 146314 MOV #146314,R4 :BUFFER WITH A PATTERN OF 146314
 3158 014324 010422 3S: MOV R4,(R2)+ :LOAD BUFFER
 3159 014326 005303 DEC R3 :DONE YET
 3160 014330 001375 BNE 3S :NO
 3161
 3162 ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
 3163
 3164 014332 012777 030114 164546 MOV #INBUF,ARSBA :LOAD BUS ADDR REG
 3165 014340 012777 177700 164536 MOV #177700,ARSWC :LOAD WORD COUNT REG
 3166 014346 012777 000051 164524 MOV #51,ARSCS1 :LOAD WRITE CHECK COMMAND
 3167 014354 104454 GETSP :CLOCK ROUTINE TO GET SECTOR PULSE
 3168 :TO CLEAR OUT COUNTERS AND REGISTERS
 3169 :THAT OTHERWISE COULD NOT BE CLEARED.
 3170 014356 104220 HLT !MR :COULD NOT SET SECTOR PULSE (0)
 3171 014360 104456 SPASS :CLOCK MR REG SP = 1

3172 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
 3173 014362 104430 MRIND
 3174 014364 104420 MRCK
 3175 014366 022701 22701 ;CHECK MR REG TO EQUAL
 3176 014370 104000 HLT
 3177
 3178 ;STEP THRU RESYNC PERIOD
 3179
 3180 014372 012737 001000 001204 MOV #512.,REPT
 3181 014400 052737 000040 001170 BIS #BITS,'ONCEE MRWCK1: MCLK1 ;TYPE OUT CLOCK COUNT IF ERROR OCCURS
 3182 014406 104446 MRCK ;CLOCK MR REG
 3183 014410 104420 MRCK ;CHECK FOR
 3184 014412 032711 32711 CORRECT DATA
 3185 014414 104000 HLT ;MR=BAD GOOD=CORRECT DATA
 3186 014416 104450 MCLK0 ;CLOCK MR REG
 3187 014420 104420 MRCK ;CHECK FOR
 3188 014422 022701 22701 CORRECT DATA
 3189 014424 104000 HLT ;ERROR WHILE CLOCKING THROUGH RESYNC
 3190 014426 005337 001204 DEC REPT MRWCK1 ;FINISH LOOPING
 3191 014432 001365 BNE MRWCK1 ;THROUGH RESYNC PERIOD
 3192
 3193 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
 3194 ;SP=0 EQUALS SECTOR PULSE
 3195 014434 104446 MCLK1 ;CLOCK MR REG
 3196 014436 104420 MRCK ;MR SHOULD
 3197 014440 032311 32311 EQUAL 32311
 3198 014442 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 3199 014444 104450 MCLK0 ;CLOCK MR REG
 3200 014446 104420 MRCK ;CHECK MR
 3201 014450 022301 22301 TO EQUAL 22301
 3202 014452 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 3203
 3204 ;PERFORM 71 DOUBLE MAINT CLOCK OPERATIONS--
 3205
 3206 014454 012737 000107 001204 MOV #71.,REPT
 3207 014462 104446 MCLK1 MRWCK2: MCLK1 ;CLOCK MR REG
 3208 014464 104420 MRCK ;CHECK MR REG
 3209 014466 033711 33711 TO EQUAL 33711
 3210 014470 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 3211 014472 104450 MCLK0 ;CLOCK MR REG
 3212 014474 104420 MRCK ;CHECK MR REG
 3213 014476 023701 23701 TO EQUAL 23701
 3214 014500 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 3215 014502 005337 001204 DEC REPT MRWCK2 ;DONE YET
 3216 014506 001365 BNE MRWCK2 ;NO LOOP

```

3217          ;READ SYNC"1"
3218
3219 014510 012777 000005 164406      MOV    #5, @RSMR
3220 014516 012777 000015 164400      MOV    #15, @RSMR
3221 014524 104420                   MRCK
3222 014526 133715                   133715
3223 014530 104000                   HLT
3224
3225          ;READ DATA
3226 014532 005037 001226      MRWCK3: CLR    WORK3      ;CLEAR CLOCK COUNT FOR DATA WD
3227 014536 012705 030114      MOV    #INBUF, R5  ;GET STARTING ADDRESS FOR DATA BUFFER
3228 014542 162705 000002      SUB    #2, R5
3229 014546 012737 000045 001206      MOV    #45, REPT1 ;SETUP COUNTER FOR 1ST SB BIT
3230 014554 012737 002200 001204      MOV    #1152., REPT ;SETUP COUNTER TO TRANSFER
3231                               ;64 WORDS-18X64=1152
3232                               ;1 CLOCK PER 1 BIT OF DATA
3233 014562 104444      15:     RBIT
3234 014564 104440      CLKR1
3235 014566 104000      HLT
3236
3237 014570 104442      CLKRO
3238 014572 104000      HLT
3239
3240 014574 005337 001204      DEC    REPT      ;DONE WITH COMPLETE TRANSFER
3241 014600 001370      BNE    15
3242 014602 032737 000400 001170  25:     BIT    #BIT8, ONCEE ;DID WE ALREADY DO CRC?
3243 014610 001030      BNE    35
3244 014612 052737 000400 001170      BIS    #BIT8, ONCEE ;YES
3245 014620 013737 001206 001174      MOV    REPT1, SAVEE ;NO SET CRC FLAG
3246 014626 004737 024430      JSR    PC, GENCRC ;SAVE REPT1
3247                               ;GENERATE CRC WORD
3248                               ;AND LEAVE IN LOC "WORK"
3249 014632 012702 030114      MOV    #INBUF, R2 ;RESTORE REPT1
3250 014636 013737 001174 001206      MOV    SAVEE, REPT1 ;STORE CRC WORD AT END OF
3251 014644 062702 000200      ADD    #200, R2 ;INBUF TABLE
3252 014650 013712 001216      MOV    WORK, @R2
3253 014654 010205      MOV    R2, R5
3254 014656 162705 000002      SUB    #2, R5
3255 014662 012737 000022 001204      MOV    #18., REPT ;SETUP TO TRANSFER 1 WD
3256 014670 000734      BR     15      ;TRANSFER CRC WD

```

MAINDEC-11-DZRSE-C
DZRSEC.P11 TST56 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 80

3255	014672	104446	35:	MCLK1	:CLOCK MR REG
3257	014674	104420		MRCK	:CHECK MR REG
3258	014676	117711		117711	:TO EQUAL
3259	014700	104000		HLT	:117711
3260	014702	104450		MCLK0	:CLOCK MR REG
3261	014704	104420		MRCK	:CHECK MR
3262	014706	003701		3701	:TO EQUAL
3263	014710	104000		HLT	:3701
3264	014712	104446		MCLK1	:CLOCK MR REG
3265	014714	104420		MRCK	:CHECK MR
3266	014716	113711		113711	:TO EQUAL
3267	014720	104000		HLT	:113711
3268	014722	104450		MCLK0	:CLOCK MR REG
3269	014724	104420		MRCK	:CHECK MR
3270	014726	003701		3701	:TO EQUAL
3271	014730	104000		HLT	:3701

3272
3273 :PERFORM 20 MAINTENANCE CLOCK OPERATIONS
3274 :STEP INTO END OF SECTOR DEAD BAND
3275 :FBL IS NOW ASSERTED

3277	014732	012737	000020	001204	MRWCK4: MOV 620,REPT	
3278	014740	104446	15:	MCLK1	:CLOCK MR REG	
3279	014742	104420		MRCK	:CHECK MR REG	
3280	014744	113711		113711	:TO EQUAL	
3281	014746	104000		HLT	:113711	
3282	014750	104450		MCLK0	:CLOCK MR REG	
3283	014752	104420		MRCK	:CHECK MR	
3284	014754	003701		3701	:REG TO	
3285	014756	104000		HLT	:EQUAL 3701	
3286	014760	005337	001204	DEC REPT	:DONE YET?	
3287	014764	001365		BNE 15	:NO	

3288
3289 :PERFORM ONE MAINTENANCE CLOCK OPERATION
3290 :SHOULD GET STROBE BUFFER

3292	014766	104446		MCLK1	:CLOCK MR REG
3293	014770	104420		MRCK	:CHECK MR
3294	014772	117711		117711	:REG TO
3295	014774	104000		HLT	:EQUAL 117711

3296
3297 :PERFORM ONE MAINTENANCE CLOCK OPERATION
3298 :SHOULD COMPLETE TRANSFER.

3300	014776	104450	MRWCK5: MCLK0		:CLOCK MR REG	
3301	015000	022777	CMP	#4250,3RSCS1	:ANY ERRORS?	
3302	015006	001401	BEQ	15	:NO	
3303	015010	104054	HLT	!DA!DS!WC		
3304	015012	005777	15:	TST 3RSWC	:DID WC GO TO 0	
3305	015016	001401	BEQ	+4	:YES	
3306	015020	104010	HLT	!WC	:WC REG SHOULD=0	
3307	015022	022777	000001	164060	CMP #1,3RSDA	:DOES RSDA=1
3308	015030	001401	BEQ	+4	:YES	
3309	015032	104004	HLT	!DA	:RSDA SHOULD=1	

3310
 3311 :TEST 57 MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)
 3312
 3313 015034 104400 TST57: SCOPE
 3314
 3315 :MODULES TESTED: M7753;
 3316 :THE RS03 DISK IS SET UP TO READ (IN MAINTENANCE MODE) ONE
 3317 :SECTOR OF A SPECIALLY CREATED DATA PATTERN WHICH LEAVES ONLY
 3318 :ONE BIT SET IN THE CRC REGISTER PRIOR TO CHECKING THE CRC
 3319 :WORD. THE CORRESPONDING CRC WORD IS THEN "READ" RESULTING
 3320 :IN NO DCK ERROR. THE DATA PATTERN IS THEN MODIFIED (BY
 3321 :SHIFTING) AND THE ENTIRE READ SEQUENCE REPEATED UNTIL ALL
 3322 :16 BITS IN THE CRC REGISTER HAVE BEEN CHECKED.
 3323
 3324 015036 012737 000040 001144 MRCRC: MOV #40,FLAG2 ;CLEAR TST FLAG
 3325 015044 104414 CLRDK ;CLEAR DRIVE REGISTERS
 3326 015046 052737 000040 001170 BIS #BITS,ONCEE ;TYPE CLOCK COUNT IF ERROR OCCURS
 3327 015054 042737 047716 001170 BIC #47716,ONCEE ;CLEAR ALL OTHER FLAG BITS
 3328 015062 104430 MRIND ;SEND INDEX PULSE TO MR REG
 3329 015064 104420 MRCK ;CHECK MR REG
 3330 015066 022701 22701 ;TO EQUAL 22701
 3331 015070 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
 3332 ;BY SENDING 2 CLOCK PULSES
 3333 015072 032737 000020 001144 BIT #BIT4,FLAG2 ;FIRST TIME THROUGH
 3334 015100 001023 BNE 35 ;NO
 3335 015102 012737 000001 001174 MOV #1,SAVEE ;LOAD 1ST CRC WORD
 3336
 3337 :FILL MEMORY DATA BUFFER (INBUF) WITH 1 SECTOR
 3338 :CREATE BUFFER WITH 72 WORDS OF 16 BITS WHICH EQUALS THE NO. OF BITS IN 64 18 BITS WORDS
 3339 :DATA BUFFER CONTAINS 6 WORDS OF ZEROS
 3340 :A WORD OF 236
 3341 :A WORD OF 140000
 3342 :64 WORDS OF ZEROS
 3343 :IN THIS TEST, ALL 18 BITS OF THE RS03 DATA WORD MUST BE
 3344 :MANIPULATED. HENCE A TABLE CONTAINING 1152 BITS (64X18) IS
 3345 :REQUIRED INSTEAD OF A TABLE CONTAINING 64 WORDS.
 3346 015110 012702 030114 MOV #INBUF,R2 ;GET LOCATION OF INBUF
 3347 015114 012703 000006 MOV #6,R3 ;SETUP COUNTER
 3348 015120 005022 1S: CLR (R2)+ ;TO CLEAR THE
 3349 015122 005309 DEC R3 ;FIRST 6
 3350 015124 001375 BNE 1S ;WORDS
 3351 015126 012722 000236 MOV #236,(R2)+ ;LOAD A 236
 3352 015128 012722 140000 MOV #140000,(R2)+ ;LOAD A 140000
 3353 015136 012703 000100 MOV #64,R3 ;SETUP COUNTER
 3354 015142 005022 2S: CLR (R2)+ ;TO CLEAR THE
 3355 015144 005303 DEC R3 ;REMAINING WORDS
 3356 015146 001375 BNE 2S ;FOR

MAINDEC-11-DZRSE-C MACY11 27(732) 25-SEP-76 10:44 PAGE 82
 DZRSEC.P11 TST57 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

3357 ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
 3358
 3359 015150 012777 030714 163730 3S: MOV #OUTBUF, @RSBA ;LOAD BUS ADDR REG
 3360 015156 012777 177700 163720 MOV #177700, @RSWC ;LOAD WORD COUNT REG
 3361 015164 012777 000071 163706 MOV #71, @RSCS1 ;LOAD READ COMMAND
 3362 015172 012702 000200 MOV #200, R2
 3363 015176 012703 030714 MOV #0L BUF, R3
 3364 015202 052737 000020 001144 4S: BIS #BIT14, FLAG2 ;NO SET FLAG FOR 1ST TIME THROUGH TEST
 3365 015210 005023 CLR (R3)+
 3366 015212 005302 DEC R2
 3367 015214 001375 BNE 4S
 3368 015216 104454 GETSP ;CLOCK ROUTINE TO GET SECTOR PULSE
 3369 ;TO CLEAR OUT COUNTERS AND REGISTERS
 3370 ;THAT OTHERWISE COULD NOT BE CLEARED.
 3371 015220 104220 HLT :MR ;COULD NOT SET SECTOR PULSE (0)
 3372 015222 104456 SPASS ;CLOCK MR REG SP = 1
 3373
 3374 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
 3375 015224 104430 MRIND
 3376 015226 104420 MRCK ;CHECK MR REG TO EQUAL
 3377 015230 022601 22601 ;22601 FOR A
 3378 015232 104000 HLT ;READ COMD
 3379
 3380 ;STEP THRU RESYNC PERIOD
 3381
 3382 015234 012737 001000 001204 MOV #512, REPT
 3383 015242 052737 000040 001170 BIS #BITS, ONCEE ;TYPE OUT CLOCK COUNT IF ERROR OCCURS
 3384 015250 104446 MRCRC1: MCLK1 ;CLOCK MR REG
 3385 015252 104420 MRCK ;CHECK FOR
 3386 015254 032611 32611 ;CORRECT DATA
 3387 015256 104000 HLT ;MR=BAD GOOD=CORRECT DATA
 3388 015260 104450 MCLK0 ;CLOCK MR REG
 3389 015262 104420 MRCK ;CHECK FOR
 3390 015264 022601 22601 ;CORRECT DATA
 3391 015266 104000 HLT ;ERROR WHILE CLOCKING THROUGH RESYNC
 3392 015270 005337 001204 DEC REPT ;FINISH LOOPING
 3393 015274 001365 BNE MRCRC1 ;THROUGH RESYNC PERIOD
 3394
 3395 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
 3396 ;SP=0 EQUALS SECTOR PULSE
 3397 015276 104446 MCLK1 ;CLOCK MR REG
 3398 015300 104420 MRCK ;MR SHOULD
 3399 015302 032211 32211 ;EQUAL 32211
 3400 015304 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 3401 015306 104450 MCLK0 ;CLOCK MR REG
 3402 015310 104420 MRCK ;CHECK MR
 3403 015312 022201 22201 ;TO EQUAL 22201
 3404 015314 104000 HLT ;MR=BAD GOOD=CORRECT ANS

3405 ;PERFORM ?1 MAINT CLOCK OPERATIONS--

3406

3407 015316 012737 000107 001204 MOV #71.,REPT
 3408 015324 104446 MRCRC2: MCLK1 :CLOCK MR REG
 3409 015326 104420 MRCK :CHECK MR REG
 3410 015330 033611 33611 :TO EQUAL 33611
 3411 015332 104000 HLT :MR=BAD GOOD=CORRECT ANS
 3412 015334 104450 MCLK0 :CLOCK MR REG
 3413 015336 104420 MRCK :CHECK MR REG
 3414 015340 023601 23601 :TO EQUAL 23601
 3415 015342 104000 HLT :MR=BAD GOOD=CORRECT ANS
 3416 015344 005337 001204 DEC REPT :DONE YET
 3417 015350 001365 BNE MRCRC2 :NO LOOP

3418

3419 ;READ SYNC"1"
 3420 015352 012777 000005 163544 MOV #5,JRSMR
 3421 015360 012777 000015 163536 MOV #15,JRSMR
 3422 015366 104420 MRCK :133615
 3423 015370 133615 HLT

3425

3426 ;READ DATA
 3427 015374 005037 001226 MRCRC3: CLR WORK3 :CLEAR CLOCK COUNT FOR DATA WD
 3428 015400 012705 030114 MOV #INBUF,RS :GET STARTING ADDRESS FOR DATA BUFFER
 3429 015404 162705 000002 SUB #2,RS
 3430 015410 012737 000045 001206 MOV #45,REPT1 :SETUP COUNTER FOR 1ST SB BIT
 3431 015416 012737 002200 001204 MOV #1152.,REPT :SETUP COUNTER TO TRANSFER

$$64 \text{ WORDS} - 18 \times 64 = 1152$$

 3432 :1 CLOCK PER 1 BIT OF DATA
 3433 :GET 1 DATA BITS
 3434 015424 104444 1\$: RBIT :CLOCK MR REG
 3435 015426 104440 CLKR1 :MR NOT CORRECT
 3436 015430 104000 HLT

3437

3438 015432 104442 CLKR0 :CLOCK MR REG
 3439 015434 104000 HLT :MR REG NOT CORRECT

3440

3441 015436 005337 001204 DEC REPT :DONE WITH COMPLETE TRANSFER
 3442 015442 001370 BNE 1\$:NO

MAINDEC-11-DZRSE-C MACY11 27(732) 25-SEP-76 10:44 PAGE 84
 DZRSEC.P11 TST57 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

3443	015444	032737	000400	001170	25:	BIT	#BIT8,ONCEE	DID WE ALREADY DO CRC?
3444	015452	001020				BNE	3S	;YES
3445	015454	052737	000400	001170		BIS	#BIT8,ONCEE	;NO SET CRC FLAG
3446	015462	012702	030114			MOV	#INBUF,R2	;MOVE CRC
3447	015466	062702	000220			ADD	#220,R2	;WORD TO END OF
3448	015472	013712	001174		45:	MOV	SAVEE,DR2	;INBUF TABLE
3449	015476	010205			55:	MOV	R2,R5	;GET CRC WORD
3450	015500	162705	000002			SUB	#2,R5	
3451	015504	012737	000022	001204		MOV	#18.,REPT	SETUP TO TRANSFER 1 WD
3452	015512	000744				BR	1S	TRANSFER CRC WD
3453	015514	104446			35:	MCLK1		CLOCK MR REG
3454	015516	104420				MRCK		CHECK MR REG
3455	015520	117611				117611		TO EQUAL
3456	015522	104000				HLT		117611
3457	015524	104450				MCLK0		CLOCK MR REG
3458	015526	104420				MRCK		CHECK MR
3459	015530	003601				3601		TO EQUAL
3460	015532	104000				HLT		3601
3461	015534	104446				MCLK1		CLOCK MR REG
3462	015536	104420				MRCK		CHECK MR
3463	015540	113611				113611		TO EQUAL
3464	015542	104000				HLT		113611
3465	015544	104450				MCLK0		CLOCK MR REG
3466	015546	104420				MRCK		CHECK MR
3467	015550	003601				3601		TO EQUAL
3468	015552	104000				HLT		3601

GO7

MAINDEC-11-DZRSE-C MACY11 27(732) 25-SEP-76 10:44 PAGE 85
 DZRSEC.P11 T5T57 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

3469

3470

3471

3472

3473

3474

3475

3476

3477

3478

3479

3480

3481

3482

3483

3484

3485

3486

3487

3488

3489

3490

3491

3492

3493

3494

3495

3496

3497

3498

3499

3500

3501

3502

3503

3504

3505

3506

3507

3508

;PERFORM 20 MAINTENANCE CLOCK OPERATIONS
 ;STEP INTO END OF SECTOR DEAD BAND
 ;EBL IS NOW ASSERTED.

015554 012737 0000020 001204 MRCRC4: MOV #20,REPT

IS: MCLK1 ;CLOCK MR REG
 MRCK ;CHECK MR REG
 113611 ;TO EQUAL
 HLT ;113611
 MCLK0 ;CLOCK MR REG
 MRCK ;CHECK MR
 3601 ;REG TO
 HLT ;EQUAL 3601
 DEC REPT ;DONE YET?
 BNE IS ;NO

;PERFORM ONE MAINTENANCE CLOCK OPERATION
 ;SHOULD GET STROBE BUFFER

015610 104446
 015612 104420
 015614 117611
 015616 104000

MCLK1 ;CLOCK MR REG
 MRCK ;CHECK MR
 117611 ;REG TO
 HLT ;EQUAL 117611

;PERFORM ONE MAINTENANCE CLOCK OPERATION
 ;SHOULD COMPLETE TRANSFER.

015620 104450
 015622 022777 004270 163250
 015630 001401
 015632 104054
 015634 005777 163244
 015640 001401
 015642 104010
 015644 006137 001174
 015650 103404
 015652 004737 027110
 015656 000137 015044

MRCRC5: MCLK0 ;CLOCK MR REG
 CMP #4270,0RS0CS1 ;ANY ERRORS?
 BEQ IS ;NO
 HLT !DA!DS!WC ;
 IS: TST 0RSWC ;DID WC GO TO 0
 BEQ +4 ;YES
 HLT !WC ;WC REG SHOULD=0
 ROL SAVEE ;GET NEXT CRC WORD
 BCS 2S ;DONE - BRANCH
 JSR PC,MDATA ;SHIFT DATA PATTERN
 JMP MRCRC ;RESTART TEST WITH NEW DATA PATTERN
 2S: ;DONE

```

3509
3510
3511
3512 015662 104400 **** TEST 60 **** MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)
3513
3514
3515
3516
3517
3518
3519
3520
3521 015664 012737 000040 001144
3522 015672 104414
3523 015674 052737 000040 001170
3524 015702 042737 047716 001170
3525 015710 104430
3526 015712 104420
3527 015714 022701
3528 015716 104424
3529
3530 015720 032737 000020 001144
3531 015726 001023
3532 015730 012737 000001 001174
3533
3534
3535
3536
3537
3538
3539
3540
3541 015736 012702 030114
3542 015742 012703 000007
3543 015746 005022
3544 015750 005303
3545 015752 001375
3546 015754 012722 000023
3547 015760 012722 154000
3548 015764 012703 000077
3549 015770 005022
3550 015772 005303
3551 015774 001375
3552
3553
3554 015776 012777 030714 163102
3555 016004 012777 177700 163072
3556 016012 012777 000071 163060
3557 016020 012702 000200
3558 016024 012703 030714
3559 016030 052737 000020 001144
3560 016036 005023
3561 016040 005302
3562 016042 001375
**** TST60: SCOPE ****
; MODULE TESTED M7753
; THIS TEST IS SIMILAR TO CRC TEST 1 EXCEPT THAT THE DATA
; PATTERN HAS BEEN MODIFIED TO LEAVE A SINGLE BIT SET IN THE
; CRC REGISTER AFTER BOTH DATA AND CRC WORDS HAVE BEEN "READ".
; THIS CAUSES A DCK ERROR. THE READ SEQUENCE IS REPEATED 16
; TIMES TO TEST THAT EACH BIT IN THE CRC REGISTER CAN CAUSE A
; DCK ERROR.
; 015664 012737 000040 001144
; MRDCK: MOV #40,FLAG2 ;CLEAR TST FLAG
; CLRDK CLR #RDK ;CLEAR DRIVE REGISTERS
; BIS #BITS,ONCEE ;SET TYPE CLOCK COUNT FLAG
; BIC #47716,ONCEE ;CLEAR ALL OTHER FLAG BITS
; MRIND MRIND ;SEND INDEX PULSE TO MR REG
; MRCK MRCK ;CHECK MR REG
; 22701 22701 ;TO EQUAL 22701
; MRINT MRINT ;INIT MAINT MODE (CLEAR MRSP)
; BY SENDING 2 CLOCK PULSES
; FIRST TIME THROUGH
; 015720 032737 000020 001144
; BIT #BIT4,FLAG2 ;NO
; BNE 35 ;LOAD 1ST CRC WORD
; 015730 012737 000001 001174
; MOV #1,SAVEE
; ;FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
; CREATE BUFFER WITH 72 WORDS OF 16 BITS WHICH = THE NO. OF BITS IN 64 18 BIT WORDS
; DATA BUFFER CONTAINS 7 WORDS OF ZEROS
; A WORD OF 23
; A WORD OF 154000
; 63 WORDS OF ZEROS
; ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
; 015736 012702 030114
; 15: MOV #INBUF,R2 ;GET LOCATION OF OUTBUF
; MOV #7,R3 ;SETUP COUNTER
; CLR (R2)+ ;TO CLEAR THE
; DEC R3 ;FIRST ?
; BNE 15 ;WORDS
; 015742 012703 000007
; 23: MOV #23,(R2)+ ;LOAD A 23
; MOV #154000,(R2)+ ;LOAD A 154000
; MOV #63,R3 ;SETUP COUNTER
; CLR (R2)+ ;TO CLEAR THE
; DEC R3 ;REMAINING WORDS
; BNE 23 ;FOR THAT SECTOR
; ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
; 015746 005022
; 35: MOV #OUTBUF,RSBA ;LOAD BUS ADDR REG
; MOV #177700,RSWC ;LOAD WORD COUNT REG
; MOV #71,RSCS1 ;LOAD READ COMMAND
; 015750 005303
; 015752 001375
; 015754 012722 000023
; 015760 012722 154000
; 015764 012703 000077
; 015770 005022
; 015772 005303
; 015774 001375
; 35: MOV #BIT4,FLAG2 ;NO SET FLAG FOR 1ST TIME THROUGH TEST
; CLR (R3)+ ;NO SET FLAG FOR 1ST TIME THROUGH TEST
; DEC R2 ;NO SET FLAG FOR 1ST TIME THROUGH TEST
; BNE 45 ;NO SET FLAG FOR 1ST TIME THROUGH TEST
;
```

MAINDEC-11-DZRSE-C RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 87
DZRSEC.P11 TST60 MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

```

3563 016044 104454           GETSP          ;CLOCK ROUTINE TO GET SECTOR PULSE
3564                                         ;TO CLEAR OUT COUNTERS AND REGISTERS
3565                                         ;THAT OTHERWISE COULD NOT BE CLEARED.
3566 016046 104220           HLT   !MR      ;COULD NOT SET SECTOR PULSE (0)
3567 016050 104456           SPASS         ;CLOCK MR REG SP = 1
3568 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
3569 016052 104430           MRIND         ;CHECK MR REG TO EQUAL
3570 016054 104420           MRCK          ;22601
3571 016056 022601           22601         ;22601
3572 016060 104000           HLT
3573
3574 ;STEP THRU RESYNC PERIOD
3575
3576 016062 012737 001000 001204       MOV   #512.,REPT    ;TYPE OUT CLOCK COUNT
3577 016070 052737 000040 001170       BIS   #BITS,ONCEE   ;CLOCK MR REG
3578 016076 104446           MRDCK1: MCLK1      ;CHECK FOR
3579 016100 104420           MRCK          ;CORRECT DATA
3580 016102 032611           32611        ;MR=BAD GOOD=CORRECT DATA
3581 016104 104000           HLT          ;CLOCK MR REG
3582 016106 104450           MCLK0         ;CHECK FOR
3583 016110 104420           MRCK          ;CORRECT DATA
3584 016112 022601           22601        ;ERROR WHILE CLOCKING THROUGH RESYNC
3585 016114 104000           HLT          ;FINISH LOOPING
3586 016116 005337 001204       DEC   REPT      ;THROUGH RESYNC PERIOD
3587 016122 001365           BNE   MRDCK1   ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
3588 ;SP=0 EQUALS SECTOR PULSE
3589
3590 016124 104446           MCLK1        ;CLOCK MR REG
3592 016126 104420           MRCK          ;MR SHOULD
3593 016130 032211           32211        ;EQUAL 32211
3594 016132 104000           HLT          ;MR=BAD GOOD=CORRECT ANS
3595 016134 104450           MCLK0         ;CLOCK MR REG
3596 016136 104420           MRCK          ;CHECK MR
3597 016140 022201           22201        ;TO EQUAL 22201
3598 016142 104000           HLT          ;MR=BAD GOOD=CORRECT ANS

```

3599 ;PERFORM '71 MAINT CLOCK OPERATIONS--

3600

3601 016144 012737 000107 001204 MOV #71.,REPT
 3602 016152 104446 MRDCK2: MCLK1 ;CLOCK MR REG
 3603 016154 104420 MRCK ;CHECK MR REG
 3604 016156 033611 33611 ;TO EQUAL 33611
 3605 016160 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 3606 016162 104450 MCLK0 ;CLOCK MR REG
 3607 016164 104420 MRCK ;CHECK MR REG
 3608 016166 023601 23601 ;TO EQUAL 23601
 3609 016170 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 3610 016172 005337 001204 DEC REPT
 3611 016176 001365 BNE MRDCK2 ;DONE YET
 3612 ;NO LOOP

3613 ;READ SYNC"1"
 3614 016200 012777 000005 162716 MOV #5,0RSMR
 3615 016206 012777 000015 162710 MOV #15,0RSMR
 3616 016214 104420 MRCK ;CLEAR CLOCK COUNT FOR DATA WD
 3617 016216 133615 133615 ;GET STARTING ADDRESS FOR DATA BUFFER
 3618 016220 104000 HLT

3619 ;READ DATA
 3620 ;CLEAR CLOCK COUNT FOR DATA WD
 3621 016222 005037 001226 MRDCK3: CLR WORK3
 3622 016226 012705 030114 MOV #INBUF,R5
 3623 016232 162705 000002 SUB #2,R5
 3624 016236 012737 000045 001206 MOV #45,REPT1
 3625 016244 012737 002200 001204 MOV #1152.,REPT
 3626 ;SETUP COUNTER FOR 1ST SB BIT
 3627 ;SETUP COUNTER TO TRANSFER
 3628 ;64 WORDS-18X64=1152
 3629 ;1 CLOCK PER 1 BIT OF DATA
 3630 ;15: RBIT
 3631 ;CLKR1
 3632 ;HLT
 3633 ;MR NOT CORRECT

3634 ;CLOCK MR REG
 3635 ;MR REG NOT CORRECT
 3636 016264 005337 001204 DEC REPT
 3637 016270 001370 BNE 15 ;DONE WITH COMPLETE TRANSFER
 3638 ;NO

K07

MAINDEC-11-DZRSE-C
DZRSEC.PII TST60 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
MACY11 27(732) 25-SEP-76 10:44 PAGE 89
MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

3637	016272	032737	000400	001170	2S:	BIT	#BIT8,ONCEE	DID WE ALREADY DO CRC?
3638	016300	001020				BNE	3S	YES
3639	016302	052737	000400	001170		BIS	#BIT8,ONCEE	NO SET CRC FLAG
3640	016310	012702	030114			MOV	#INBUF,R2	MOVE CRC
3641	016314	062702	000220			ADD	#220,R2	WORD TO END OF
3642	016320	012712	000000		4S:	MOV	#0,JR2	INBUF TABLE
3643	016324	010205			5S:	MOV	R2,RS	GET CRC WORD
3644	016326	162705	000002			SUB	#2,RS	
3645	016332	012737	000022	001204		MOV	#18.,REPT	SETUP TO TRANSFER 1 WD
3646	016340	000744				BR	1S	TRANSFER CRC WD
3647	016342	104446			3S:	MCLK1		CLOCK MR REG
3648	016344	104420				MRCK		CHECK MR REG
3649	016346	117611				117611		TO EQUAL
3650	016350	104000				HLT		117611
3651	016352	104450				MCLK0		CLOCK MR REG
3652	016354	104420				MRCK		CHECK MR
3653	016356	003601				3601		TO EQUAL
3654	016360	104000				HLT		3601
3655	016362	104446				MCLK1		CLOCK MR REG
3656	016364	104420				MRCK		CHECK MR
3657	016366	113611				113611		TO EQUAL
3658	016370	104000				HLT		113611
3659	016372	104450				MCLK0		CLOCK MR REG
3660	016374	104420				MRCK		CHECK MR
3661	016376	003601				3601		TO EQUAL
3662	016400	104000				HLT		3601

MAINDEC-11-DZRSE-C MACY11 27(732) 25-SEP-76 10:44 PAGE 90
 DZRSEC.P11 TST60 RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

```

3663 ;PERFORM 20 MAINTENANCE CLOCK OPERATIONS
3664 ;STEP INTO END OF SECTOR DEAD BAND
3665 ;EBL IS NOW ASSERTED
3666
3667 016402 012737 000020 001204 MRDCK4: MOV #20,REPT
3668
3669 016410 104446 1S: MCLK1 ;CLOCK MR REG
3670 016412 104420 MRCK ;CHECK MR REG
3671 016414 113611 113611 ;TO EQUAL
3672 016416 104000 HLT ;113611
3673 016420 104450 MCLK0 ;CLOCK MR REG
3674 016422 104420 MRCK ;CHECK MR
3675 016424 003601 3601 ;REG TO
3676 016426 104000 HLT ;EQUAL 3601
3677 016430 005337 001204 DEC REPT ;DONE YET?
3678 016434 001365 BNE 1S ;NO
3679
3680 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3681 ;SHOULD GET STROBE BUFFER
3682
3683 016436 104446 MCLK1 ;CLOCK MR REG
3684 016440 104420 MRCK ;CHECK MR
3685 016442 117611 117611 ;REG TO
3686 016444 104000 HLT ;EQUAL 117611
3687
3688 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3689 ;SHOULD COMPLETE TRANSFER.
3690
3691 016446 104450 MRDCK5: MCLK0 ;CLOCK MR REG
3692 016450 022777 144270 162422 CMP #144270,0RSCL1 ;ANY ERRORS?
3693 016456 001401 BEQ 1S ;NO
3694 016460 104054 HLT !DA!DS!WC
3695 016462 005777 162416 1S: TST 0RSWC ;DID WC GO TO 0
3696 016466 001401 BEQ +4 ;YES
3697 016470 104010 HLT !WC ;WC REG SHOULD=0
3698 016472 022777 100000 162414 CMP #100000,0RSER ;DID DCK SET?
3699 016500 001417 BEQ 35 ;YES
3700 016502 104050 HLT !DS!WC
3701 016504 104402 016510 TYPE .+2 ;ASCIZ <15><12>"DCK DID NOT SET "
3702 016534 004737 023006 JSR PC,CRCTYP ;GET IC THAT FAILED AND TYPE IT
3703 016540 000241 CLC
3704 016542 006137 001174 ROL SAVEE ;GET NEXT CRC WORD
3705 016546 103404 BCS 2S ;DONE - BRANCH
3706 016550 004737 027110 JSR PC,MDATA ;SHIFT DATA PATTERN
3707 016554 000137 015672 JMP MRDCK ;RESTART TEST WITH NEW DATA PATTERN
3708 016560 ;DONE

```

3709
 3710
 3711
 3712 016560 104400
 3713
 3714
 3715
 3716
 3717
 3718
 3719
 3720 016562 104414
 3721 016564 104416
 3722 016566 104420
 3723 016570 022701
 3724 016572 104424
 3725 016574 012777 177777 162312
 3726 016602 013777 001164 162306
 3727
 3728 016610 012777 030714 162270
 3729 016616 012777 177777 162260
 3730 016624 012777 000071 162246
 3731 016632 032777 000001 162240
 3732 016640 001401
 3733 016642 104140
 3734
 3735 016644 012737 177777 001216 1S:
 3736 016652 005337 001216 5S:
 3737 016656 000240
 3738 016660 000240
 3739 016662 001373
 3740 016664 017700 162212
 3741 016670 012701 001100
 3742 016674 053701 001162
 3743 016700 020001
 3744 016702 001401
 3745 016704 104000
 3746
 3747
 3748
 3749 016706 022777 144270 162164 2S:
 3750 016714 001401
 3751 016716 104042
 3752

 ;TEST 61 IGNORE FUNCTION TEST

 TST61: SCOPE

MODULE TESTED: M7759, M7770
 ;PUT THE DISK IN MAINTENANCE MODE AND SET ERROR CONDITIONS IN THE DRIVE
 ;ERROR REGISTER (RSER). TRY TO START A READ TRANSFER. THE "GO" BIT IN
 ;RSCS1 SHOULD NOT SET. MISSED TRANSFER ERROR (MXF) SHOULD SET IN RSCS2
 ;WHICH IN TURN SHOULD CAUSE "TRE" AND "SC" TO SET IN RSCS1.

MRIFT:	CLRDK	CLEAR ALL REGISTERS
	MRDMD	PUT DRIVE INTO MAINT MODE
	MRCK	CHECK MR REG
	22701	TO EQUAL 22701
	MRINT	INIT MAINT MODE (CLEAR MRSP)
	MOV #1, @RSER	SET ERRORS
	MOV UNITSV, @RSAS	CLEAR ATA BIT IN RSAS AND ERROR BITS IN RSCS1
	MOV #OUTBUF, @RSBA	LOAD RSBA
	MOV #1, @RSWC	LOAD RSWC
	MOV #71, @RSCS1	LOAD READ FUNCTION
	BIT #B10, @RSCS1	IS "GO" BIT ZERO?
	BEQ 1S	YES
	HLT !DS!AS	"GO" BIT IN RSCS1 SHOULD NOT LOAD IF ERRORS ARE PRESENT IN THE DRIVE SETUP TIMEOUT FOR MXF ERROR
	MOV #177777, WORK	
	DEC WORK	
	NOP	
	NOP	
	BNE 5S	
	MOV @RSCS2, BAD	CHECK RSCS2 FOR MXF
	MOV \$1100, GOOD	GET CORRECT ANS
	BIS UNNUM, GOOD	FOR RSCS2
	CMP BAD, GOOD	IS RSCS2 CORRECT
	BEQ 2S	YES
	HLT	BAD=RSCS2 GOOD=CORRECT ANS MXF SHOULD BE SET IN RSCS2 FOR A READ WAS ISSUED WITH ERROR BITS SET IN RSER.
	CMP #144270, @RSCS1	IS RSCS1 CORRECT?
	BEQ 3S	YES
	HLT !DS!ER	SC AND TRE SHOULD BE SET FOR MXF SHOULD BE SET IN RSCS2

NO7

MAINDEC-11-DZRSE-C RS11-RSD3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 92
DZRSEC.P11 TST61 IGNORE FUNCTION TEST

3777
 3778 :*****
 3779 :TEST 62 INVALID ADDRESS ERROR (IAE) TEST
 3780 :*****
 3781 017000 104400 TST62: SCOPE
 3782 :MODULE TESTED M7754, M7770
 3783 :FLOAT A 1 THROUGH THE FOUR SPARE ADDRESS BITS IN THE DISK
 3784 :ADDRESS REGISTER (RSDA). THIS SHOULD CAUSE "IAE" TO SET IN
 3785 :THE ERROR REGISTER (RSER) WHEN A READ FUNCTION IS LOADED INTO
 3786 :RSCS1 WHICH IN TURN SHOULD CAUSE ATTENTION TO SET IN THE
 3787 :DRIVE STATUS REGISTER (RSDS) AND "TRE" AND "SC" TO SET IN THE
 3788 :CONTROL REGISTER (RSCS1).
 3789 017002 042737 000040 001170 BIC #BIT5,ONCEE
 3790 017010 012702 004000 001170 MOV #4000,R2
 3791 017014 012737 017022 001010 MOV #45,LAD
 3792 017022 104416 45: MRDMO
 3793 017024 104420 MRCK
 3794 017026 022701 22701
 3795 017030 104424 MRINT
 3796 017032 032737 000004 001170 BIT #BIT2,ONCEE
 3797 017040 001002 BNE 15
 3798 017042 006102 ROL R2
 3799 017044 103454 BCS IADONE
 3800 017046 010277 162036 15: MOV R2,RSDA
 3801 017052 012777 000071 162020 MOV #71,RSCS1
 3802 017056 022777 002000 162026 CMP #2000,RSER
 3803 017056 001404 BEQ 25
 3804 017070 052737 000004 001170 BIS #BIT2,ONCEE
 3805 017076 104044 HLT !DS!DA
 3806
 3807 017100 042737 000004 001170 25: BIC #BIT2,ONCEE
 3808 017106 022777 150600 161776 CMP #150600,RSDS
 3809 017114 001404 BEQ 35
 3810 017116 052737 000004 001170 BIS #BIT2,ONCEE
 3811 017124 104044 HLT !DS!DA
 3812
 3813 017126 042737 000004 001170 35: BIC #BIT2,ONCEE
 3814 017134 022777 144270 161736 CMP #144270,RSCS1
 3815 017142 001404 BEQ 55
 3816 017144 052737 000004 001170 BIS #BIT2,ONCEE
 3817 017152 104044 HLT !DA!DS
 3818
 3819 017154 042737 000004 001170 55: BIC #BIT2,ONCEE
 3820 017162 104414 CLROK
 3821 017164 005777 161724 TST RSER
 3822 017170 001401 BEQ +4
 3823 017172 104040 HLT !DS
 3824 017174 000712 BR 45
 3825 017176
 3826 IADONE:
 :CLEAR CLK CNT FLAG
 :LOAD R2 WITH INVALID ADDR
 :LOOP HERE ON ERROR
 :PUT DRIVE IN MAINT MODE
 :CHECK MAINT REG
 :INIT MAINT MODE (CLEAR MRSP)
 :LOOPING ON ERRORS>
 :YES
 :GET INVALID ADDRESS
 :DONE FLOATING A ONE YET?
 :LOAD RSDA WITH INVALID ADDRESS
 :DO A READ TO INVALID ADDR
 :IS RSER CORRECT?
 :YES
 :SET ERROR BIT
 :RSER SHOULD=2000 FOR
 :A READ COMMAND WAS GIVEN
 :TO AN ILLEGAL ADDRESS
 :CLEAR ERROR FLAG
 :DID IAE SET?
 :YES
 :SET ERROR BIT
 :RSDS SHOULD=150600 FOR
 :IAE SHOULD BE SET IN RSER
 :CLEAR ERROR FLAG
 :DIS SC + TRE SET?
 :YES
 :SET ERROR BIT
 :SC + TRE SHOULD BE SET IN RSCS1
 :FOR IAE SHOULD BE SET IN RSER
 :CLEAR ERROR BIT
 :CLEAR ALL ERRORS
 :DID IAE CLEAR?
 :YES
 :IAE DID NOT CLEAR
 :CONTINUE
 :DONE

3827
 3828
 3829
 3830 017176 104400 :TEST 63 OPERATION INCOMPLETE ERROR TEST
 3831
 3832
 3833 :TST63: SCOPE
 3834 :MODULE TESTED M7770
 3835 :PUT THE DISK IN MAINTENANCE MODE AND START A READ COMMAND
 3836 :THEN ISSUE THREE DISK "INDEX" PULSES TO SIMULATE A COMPLETE
 3837 :ROTATION OF THE DISK SURFACE. THE THIRD INDEX PULSE SHOULD
 3838 :CAUSE OPERATION IN COMPLETE "OPI" TO APPEAR IN THE DRIVE ERROR
 3839 :REGISTER (RSER) AND "ATA" AND "ERR" IN THE DRIVE STATUS REGISTER (RSDS)
 3840 017200 104414 MROPI: CLRDK :CLEAR ALL DRIVE REGISTERS
 3841 017202 013777 030714 161676 MOV #OUTBUF,RSBA :SETUP RSBA
 3842 017210 012777 177777 161666 MOV #1,RSWC :SETUP RSWC
 3843 017216 104416 MRDM0 :PUT DRIVE INTO MAINT MODE
 3844 017220 104420 MRCK :CHECK MAINT REG
 3845 017222 022701 22701 :TO EQUAL 22701
 3846 017224 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
 3847
 3848 017226 012777 000071 161644 MOV #71,RSCS1 :LOAD A READ COMMAND
 3849
 3850 017234 104430 MRIND :ISSUE THREE INDEX
 3851 017236 104430 MRIND PULSES TO
 3852 017240 104430 MRIND CAUSE OPI
 3853
 3854 ;NOW CHECK FOR CORRECT ERRORS IN RSER AND RSDS
 3855 017242 017700 161646 MOV #RSER,BAD :GET RSER
 3856 017246 012701 020000 MOV #20000,GOOD :GET CORRECT ANS
 3857 017252 020100 CMP GOOD,BAD :DID OPI SET IN RSER?
 3858 017254 001434 BEQ 1S :YES
 3859 017256 104402 017262 TYPE ..+2 :ASCIZ <15><12>"OPI IN RSER SHOULD SET-3 INDEX PULSES W
 3860 017344 104000 HLT :RSER=BAD GOOD=CORRECT ANS
 3861
 3862 017346 022777 150600 161536 1S: CMP #150600,RSDS :DID CORRECT ERRORS SET?
 3863 017354 001401 BEQ 2S :YES
 3864 017356 104040 HLT !DS :RSDS SHOULD=150600 BECAUSE
 3865 :OF OPI ERROR IN RSER
 3866 017360 022777 144270 161512 2S: CMP #144270,RSCS1 :DID SC AND TRE SET IN RSCS1?
 3867 017366 001401 BEQ MROPIA :YES
 3868 017370 104050 HLT !DS!WC :SC AND TRE SHOULD SET IN RSCS1
 3869 :BECAUSE OF ERROR IN RSER
 3870 017372 104414 MROPIA: CLRDK :CLEAR ALL ERRORS
 3871 017374 005777 161514 TST #RSER :DID OPI CLEAR IN RSER ?
 3872 017400 001437 BEQ 1S :YES
 3873 017402 104402 017406 TYPE ..+2 :ASCIZ <15><12>"OPI IN RSER DID NOT CLEAR BY SETTING CL
 3874 017476 104040 HLT !DS :RSER SHOULD=0
 3875 017500 022777 010600 161404 1S: CMP #10600,RSDS :DID ERROR BITS CLEAR IN RSDS
 3876 :BY SETTING CLR BIT IN RSCS2
 3877 017506 001401 BEQ 4S :YES
 3878 017510 104040 HLT !DS :RSDS SHOULD=10600

3879
 3880
 3881
 3882 017512 104400
 3883
 3884
 3885
 3886
 3887
 3888
 3889 017514 104414
 3890 017516 042737 000040 001170
 3891 017524 104416
 3892 017526 104420
 3893 017530 022701
 3894 017532 104424
 3895 017534 052777 000020 161340
 3896 017542 012777 000077 161340
 3897
 3898 017550 022777 000010 161336
 3899 017556 001401
 3900 017560 104040
 3901
 3902
 3903 017562 022777 104200 161310
 3904 017570 001401
 3905 017572 104044
 3906
 3907 017574 022777 000077 161306
 3908 017602 001401
 3909 017604 104004
 3910
 3911
 3912 017606 104414
 3913 017610 022777 004200 161262
 3914 017616 001401
 3915 017620 104044
 3916
 3917 017622 005777 161266
 3918 017626 001401
 3919 017630 104044
 3920

			MRPAR:	CLRDK		CLEAR ALL REGISTERS
				BIC	#BITS,ONCEE	CLEAR CLK CNT FLAG
				MRDMO		PUT DRIVE IN MAINT MODE
				MRCK		CHECK MAINT TO
				22701		EQUAL 22701
				MRINT		INIT MAINT MODE (CLEAR MRSP)
				BIS	#BIT4,RSRCS2	SET THE "PAT" BIT.
				MOV	#77,RSDA	BY WRITING INTO THIS REGISTER,
				CMP	#10,RSER	PAR SHOULD SET IN RSER
				BEQ	+4	DID PAR SET?
				HLT	:DS	YES
						"PAR" IN RSER SHOULD BE SET FOR
						THE "PAT" BIT WAS SET IN RSCS2
						WHEN PROGRAM TRIED TO WRITE INTO RSDA
						DID PAR CAUSE SC TO SET?
						YES
						SC SHOULD BE SET IN RSCS1 FOR
						PAR SHOULD BE SET IN RSER
						DID RSDA GET LOADED?
						YES
						RSDA SHOULD=77 FOR PAT
						BIT WAS SET WHEN PROGRAM
						TRIED TO WRITE INTO RSDA
						CLEAR ALL ERRORS
						DID ERRORS CLEAR?
						YES
						SC DID NOT CLEAR BY USING
						THE "CLR" BIT IN RSCS2
						DID PAR CLEAR?
						YES
						PAR DID NOT CLEAR BY USING
						THE CLR BIT IN RSCS2
				CLRDK		
				CMP	#4200,RSRCS1	
				BEQ	+4	
				HLT	:DS:DA	
				TST	RSER	
				BEQ	+4	
				HLT	:DS:DA	

```

3921
3922
3923
3924 017632 104400 ;*****TEST 65 MAINTENANCE MODE INTERRUPT TEST*****
3925
3926
3927
3928
3929
3930
3931
3932
3933 017634 012737 001602 001144 MREX: MOV #1602,FLAG2 ;CLEAR DRIVE REGISTERS
3934 017642 104414 CLRDK MOV #200,MRPS ;SETUP FOR INTERRUPT
3935 017644 012737 000200 177776 MOV #500,SP
3936 017652 012706 000500 001170 MOV #40,ONCEE
3937 017656 012737 000040 001170 MRIND ;SET TYPE CLOCK CNT WITH ERROR MESSAGE FLAG
3938 017664 104430 MRCK ;SEND INDEX PULSE TO MR REG
3939 017666 104420 22701 ;CHECK MR REG
3940 017670 022701 ;TO EQUAL 22701
3941 017672 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
3942 ;BY SENDING 2 CLOCK PULSES
3943
3944 ;FILL MEMORY DATA BUFFER (INBUF) WITH 128 WORDS (2 SECTORS)
3945 ;DATA BUFFER WORDS ARE :A WORD OF ALL 0'S - ALL 1'S
3946 ;: FLOWING 1'S PATTERN (16 WORDS)
3947 ;: A PATTERN OF 146314 (110 WORDS)
3948
3949 017674 012702 030114 MOV #INBUF,R2 ;GET LOCATION OF OUTBUF
3950 017700 005022 CLR (R2)+ ;CLEAR 1ST LOCATION
3951 017702 012722 177777 MOV #-1,(R2)+ ;2ND WORD OF ALL ONES
3952 017706 005003 CLR R3 ;CLEAR WORK LOC TO GENERATE
3953 017710 000261 SEC ;A PATTERN OF FLOWING ONES
3954 017712 006103 1S: ROL R3 ;GET PATTERN
3955 017714 103402 BCS 2S ;DONE GET OUT
3956 017716 010322 MOV R3,(R2)+ ;FILL BUFFER
3957 017720 000774 BR 1S ;CONT
3958 017722 012703 000156 2S: MOV #110,R3 ;FILL REMAINING PORTION OF
3959 017726 012704 146314 MOV #146314,R4 ;BUFFER WITH A PATTERN OF 146314
3960 017732 010422 3S: MOV R4,(R2)+ ;LOAD BUFFER
3961 017734 005303 DEC R3 ;DONE YET?
3962 017736 001375 BNE 3S ;NO
3963
3964 ;SETUP CONTROLLER TO TRANSFER 128 WORDS OF DATA (2 SECTORS)
3965 017740 012777 020560 161162 MOV #INTMR,AR5VEC ;SETUP INTERRUPT VECTOR
3966 017746 012777 000340 161156 MOV #340,AR5VCPS
3967 017754 012777 030114 161124 MOV #INBUF,AR5BA ;LOAD BUS ADDR REG
3968 017762 012777 177600 161114 MOV #177600,AR5WC ;LOAD WORD COUNT REG
3969 017770 012777 000161 161102 MOV #161,AR5CSI ;LOAD WRITE COMMAND I/E
3970 017776 104454 GETSP ;CLOCK ROUTINE TO GET SECTOR PULSE
3971 ;TO CLEAR OUT COUNTERS AND REGISTERS
3972 ;THAT OTHERWISE COULD NOT BE CLEARED.
3973 020000 104220 HLT !MR ;COULD NOT SET SECTOR PULSE (0)
3974 020002 104456 SPASS ;CLOCK MR REG SP = 1

```

MAINDEC-11-DZRSE-C MACY11 27(732) 25-SEP-76 10:44 PAGE 97
 DZRSEC.P11 TST65 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MAINTENANCE MODE INTERRUPT TEST

```

3975 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
3976 020004 104430 MRIND
3977 020006 104420 MRCK
3978 020010 020501 20501 ;CHECK MR REG TO EQUAL
3979 020012 104000 HLT

3980
3981 ;STEP THRU RESYNC PERIOD
3982
3983 020014 012737 001000 001204 MREX1: MOV #512.,REPT
3984 020022 052737 000040 001170 BIS #BITS,ONCEE ;TYPE OUT CLOCK COUNT IF ERROR OCCURS
3985 020030 104446 MCLK1 ;CLOCK MR REG
3986 020032 104420 MRCK ;CHECK FOR
3987 020034 030511 30511 ;CORRECT DATA
3988 020036 104000 HLT ;MR = BAD GOOD = CORRECT DATA
3989 020040 104450 MCLK0 ;CLOCK MR REG
3990 020042 104420 MRCK ;CHECK FOR
3991 020044 020501 20501 ;CORRECT DATA
3992 020046 104000 HLT ;ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
3993 020050 005337 001204 DEC REPT
3994 020054 001365 BNE MREX1 ;FINISH LOOPING
3995 ;THROUGH RESYNC PERIOD

3996 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
3997 ;SP=0 EQUALS SECTOR PULSE
3998 020056 104446 MCLK1 ;CLOCK MR REG
3999 020060 104420 MRCK ;MR SHOULD
4000 020062 030111 30111 ;EQUAL 30111
4001 020064 104000 HLT ;MR=BAD GOOD=CORRECT ANS
4002 020066 104450 MCLK0 ;CLOCK MR REG
4003 020070 104420 MRCK ;CHECK MR
4004 020072 020101 20101 ;TO EQUAL 20101
4005 020074 104000 HLT ;MR=BAD GOOD=CORRECT ANS

4006
4007 ;PERFORM 63 MAINT CLOCK OPERATIONS--WRITING PREAMBLE
4008
4009 020076 012737 000077 001204 MREX2: MOV #63.,REPT
4010 020104 104446 MCLK1 ;CLOCK MR REG
4011 020106 104420 MRCK ;CHECK MR REG
4012 020110 031511 31511 ;TO EQUAL 31511
4013 020112 104000 HLT ;MR=BAD GOOD=CORRECT ANS
4014 020114 104450 MCLK0 ;CLOCK MR REG
4015 020116 104420 MRCK ;CHECK MR REG
4016 020120 021501 21501 ;TO EQUAL 21501
4017 020122 104000 HLT ;MR=BAD GOOD=CORRECT ANS
4018 020124 005337 001204 DEC REPT
4019 020130 001365 BNE MREX2 ;DONE YET
3995 ;NO LOOP

```

G08

MAINDEC-11-DZRSE-C
DZRSEC.PII TST65

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 98
MAINTENANCE MODE INTERRUPT TEST

;DRIVE SHOULD NOW RECEIVE 1ST WORD TO BE WRITTEN

4022	020132	104446		MCLK1		;CLOCK MR REG
4023	020134	104420		MRCK		;CHECK MR REG
4024	020136	131511		131511		;TO EQUAL 131511
4025	020140	104000		HLT		;MR REG=BAD GOOD=CORRECT ANS
4026	020142	104450		MCLK0		CLOCK MR REG
4027	020144	104420		MRCK		MR REG SHOULD
4028	020146	025501		25501		EQUAL 25501
4029	020150	104000		HLT		;MR REG=BAD GOOD=CORRECT ANS
4030	020152	104446		MCLK1		
4031	020154	104420		MRCK		
4032	020156	135511		135511		
4033	020160	104000		HLT		
4034				;PERFORM NEXT STEP 8 TIMES TO FINISH WRITING PREAMBLE		
4035	020162	012737	000010 001204	MOV \$10,REPT		
4036	020170	104450		MREX3: MCLK0		;CLOCK MR REG
4037	020172	104420		MRCK		;CHECK MR REG
4038	020174	025501		25501		;TO EQUAL 25501
4039	020176	104000		HLT		;MR=BAD GOOD=CORRECT ANS
4040	020200	104446		MCLK1		CLOCK MR REG
4041	020202	104420		MRCK		MR REG
4042	020204	135511		135511		;CHECK MR REG
4043	020206	104000		HLT		;TO EQUAL 135511
4044	020210	005337	001204	DEC REPT		;MR REG=BAD GOOD=CORRECT ANS
4045	020214	001365		BNE MREX3		;DONE YES?
						;NO LOOP BACK
4046				;MOVE DATA WORD INTO R503 SHIFT REGISTER		
4047						
4048						
4049	020216	104450		MCLK0		;CLOCK MR REG
4050	020220	104420		MRCK		;CHECK MR REG
4051	020222	021501		21501		;TO EQUAL 21501
4052	020224	104000		HLT		;MR=BAD GOOD=CORRECT ANS
4053	020226	104446		MCLK1		CLOCK MR REG
4054	020230	104420		MRCK		MR REG SHOULD
4055	020232	123511		123511		EQUAL 123511
4056	020234	104000		HLT		;MR=BAD GOOD=CORRECT ANS
4057						
4058				;ENCODE SYNC 1		
4059						
4060	020236	104450		MCLK0		;CLOCK MR REG
4061	020240	104420		MRCK		;MR REG SHOULD NOW
4062	020242	033501		33501		EQUAL 33501
4063	020244	104000		HLT		;MR=BAD GOOD=CORRECT ANS
4064	020246	012705	030114	MOV #INBUF,R5		GET STARTING ADDR FOR DATA BUFFER
4065	020252	011504		MOV (R5),R4		GET DATA

MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 99
DZRSEC.P11 TST65 MAINTENANCE MODE INTERRUPT TEST

4066	020254	012737	002156	001216	MUV	#1134.,WORK	:DOING A 1 SECTOR TRANSFER 127 WORDS :18 BITS PER WORD-CLOCK LOOPS :TAKE CARE OF 2 BITS AT A TIME :64 TIMES 18 EQUALS 1134 LOOPS :TO GET THROUGH SECTOR (LAST WORD DONE SEPARATELY).	
4067								
4068								
4069								
4070								
4071	020262	052737	000100	001170		BIS	#BIT6,ONCEE	:SET 1ST TRANSFER WORD FLAG
4072	020270	104432			1S:	XBIT		:GET 1 BIT OF DATA
4073	020272	104434				CLKDI		:SET MCLK
4074								:AND CALCULATE MR REG
4075								:FOR CORRECT DATA (MWDB)
4076	020274	104000				HLT		:MR REG NOT CORRECT
4077	020276	104436				CLKDO		:CLEAR MCLK TO
4078								:COMPLETE TRANSFER OF 1 BIT
4079								:CALCULATE CORRECT ANS FOR
4080								:MR REG (MWDB)
4081	020300	104000				HLT		:MR=BAD GOOD=CORRECT ANS
4082	020302	032737	000200	001170		BIT	#BIT7,ONCEE	:ON LAST WORD YET?
4083	020310	001015				BNE	2S	:YES
4084	020312	032737	000400	001170		BIT	#BIT8,ONCEE	:ON CRC WORD YET?
4085	020320	001043				BNE	3S	:YES
4086	020322	005337	001216			DEC	WORK	:DONE WITH 63 WORDS?
4087	020326	001360				BNE	1S	:NO
4088								
4089	020330	052737	000200	001170		BIS	#BIT7,ONCEE	:SET LAST WORD FLAG
4090	020336	012737	000023	001216		MOV	\$19.,WORK	:SET UP TO TRANSFER LAST WORD
4091	020344	005337	001216		2S:	DEC	WORK	:DONE YET
4092	020350	001347				BNE	1S	
4093								
4094	020352	052737	000400	001170		BIS	#BIT8,ONCEE	:SET TRANSFERRING CRC WORD
4095	020360	042737	000200	001170		BIC	#BIT7,ONCEE	:CLEAR LAST WORD FLAG
4096								
4097								:GENERATE RMR ERROR BY ATTEMPTING TO WRITE RSER
4098								:EXC SHOULD THEN BE ASSERTED
4099								
4100	020366	012777	177777	160520		MOV	#-1,RSER	
4101	020374	004737	024430			JSR	PC,GENCRC	:GENERATE CRC WORD
4102								:AND LEAVE IN "WORK"
4103	020400	012702	030114			MOV	\$INBUF,R2	:GO TO END
4104	020404	062702	000200			ADD	\$200,R2	:OF DATA BUFFER
4105	020410	013712	001216			MOV	WORK,R2	:LOAD CRC WORD
4106	020414	010205				MOV	R2,R5	:RESET POINTER FOR
4107	020416	162705	000002			SUB	\$2,R5	:R5 FOR CRC WD
4108	020422	012737	000023	001216	3S:	MOV	\$19.,WORK	:SETUP TO XFER CRC
4109	020430	005337	001216			DEC	WORK	:DONE YET?
4110	020434	001315				BNE	1S	:NO

4111 ;EBL SHOULD NOW ASSERT AND CRC BE WRITTEN

4112

4113 020436 104446 MCLK1 :CLOCK MR REG TO STEP THROUGH DEAD BAND AREA
 4114 020440 104420 MRCK :CHECK MR REG
 4115 020442 113511 113511 :TO EQUAL 113511
 4116 020444 104000 HLT :MR REG=BAD GOOD=CORRECT ANS

4117

4118 ;LOOP 17 TIMES

4119

4120 020446 012737 000017 001204 4S: MOV #17,REPT :CLOCK MR REG
 4121 020454 104450 MCLK0 :CHECK MR REG
 4122 020456 104420 MRCK :TO EQUAL 3501
 4123 020460 003501 3501 :MR=BAD GOOD=CORRECT ANS
 4124 020462 104000 HLT :CLOCK MR REG
 4125 020464 104446 MCLK1 :CHECK MR REG
 4126 020466 104420 MRCK :TO EQUAL 113511
 4127 020470 113511 113511 :MR=BAD GOOD=CORRECT ANS
 4128 020472 104000 HLT :DONE LOOPING YET?
 4129 020474 005337 001204 DEC REPT :NO
 4130 020500 001365 BNE 4S

4131 ;FINISH UP

4132

4133

4134 020502 104450 MCLK0 :CLOCK MR REG
 4135 020504 104420 MRCK :CHECK MR REG
 4136 020506 003501 3501 :TO EQUAL 3501
 4137 020510 104000 HLT :MR REG=BAD GOOD=CORRECT ANS
 4138 020512 104446 MCLK1 :CLOCK MR REG
 4139 020514 104420 MRCK :CHECK MR REG
 4140 020516 111511 111511 :TO EQUAL 111511
 4141 020520 104000 HLT :MR=BAD GOOD=CORRECT ANS

4142

4143 ;TRANSFER SHOULD NOW BE COMPLETE

4144

4145 020522 104450 MCLK0 :CLOCK MR REG
 4146 020524 104420 MRCK :CHECK MRE REG
 4147 020526 001501 1501 :TO EQUAL 1501
 4148 020530 104000 HLT :MR=BAD GOOD=CORRECT ANS
 4149 020532 104446 MCLK1 :CLOCK MR REG
 4150 020534 104420 MRCK :CHECK MR
 4151 020536 012711 12711 :TO EQUAL
 4152 020540 104000 HLT :12711
 4153 020542 104450 MCLK0 :CLOCK MR
 4154 020544 104420 MRCK :CHECK MR
 4155 020546 002201 2201 :TO EQUAL
 4156 020550 104000 HLT :2201
 4157 020552 000240 NOP :STALL FOR TIME
 4158 020554 104050 HLT !WC!DS :SHOULD NEVER GET HERE
 4159 020556 000424 BR INTMRI :BECAUSE DRIVE SHOULD HAVE INTERRUPTED,
 :CAUSING JUMP TO INTMR.
 4160
 4161 ;CHECK FOR ASSERTION OF FT5 ATTN L.

J08

MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 101
DZRSEC.P11 TST65 MAINTENANCE MODE INTERRUPT TEST

4162

;NOW TEST CONTROLLER

4163

4164	020560	022777	144260	160312	INTMR:	CMP	\$144260,0RSCS1	;IS CS1 CORRECT?
4165	020566	001401				BEQ	+4	;YES
4166	020570	104014				HLT	!DA!WC	;YES
4167	020572	022777	000001	160310	5\$:	CMP	\$1,0RSDA	;IS RSDA CORRECT?
4168	020600	001401				BEQ	+4	;YES
4169	020602	104004				HLT	!DA	;DA SHOULD = 1
4170	020604	022777	000004	160302		CMP	#4,0RSER	;DID RMR SET IN RSER
4171	020612	001401				BEQ	+4	;YES
4172	020614	104050				HLT	!DS!WC	;RSER SHOULD = 4
4173	020616	022777	000001	160264		CMP	\$1,0RSDA	;DOES RSDA=1
4174	020624	001401				BEQ	+4	;YES
4175	020626	104004				HLT	!DA	;RSDA SHOULD=1
4176	020630	000240				INTMRI:	NOP	;DONE

```

4177 ;*****TEST 66*****DISK ADDRESS OVERFLOW TEST*****
4178 ;TEST 66 DISK ADDRESS OVERFLOW TEST
4179 ;*****TEST 66*****DISK ADDRESS OVERFLOW TEST*****
4180 020632 104400 TST66: SCOPE
4181
4182 ;MODULES TESTED: M7754, M7771, M7770
4183 ;SET UP TO TRANSFER 2 SECTORS TO THE DISK, STARTING AT TRACK 77 SECTOR 77
4184 ;TO CAUSE A DISK ADDRESS OVERFLOW CONDITION. ALSO CHECK LAST BLOCK TRANSFER
4185 ;(LBT) BIT TO SET IN THE RS03 REGISTER.
4186
4187 020634 104414 MRAOE: CLRDK :CLEAR ALL REGISTERS
4188 020636 012706 000500 MOV #500,SP :SETUP STACK POINTER
4189 020642 104430 MRIND :SEND INDEX PULSE TO MR REG
4190 020644 104420 MRCK :CHECK MAINT REG
4191 020646 022701 22701 :TO EQUAL 22701
4192 020650 104424 MRINT :INITIALIZE MAINT REG BY SENDING
4193 ;2 CLOCK PULSES (CLEAR MRSP)
4194 020652 012777 007777 160230 MOV #7777,RS03A :SETUP DISK ADDRESS
4195 020660 012777 177400 160216 MOV #-400,RS03C :SETUP FOR A 2 SECTOR TRANSFER
4196 020666 012777 030714 160212 MOV #OUTBUF,RS03B :GET OUTPUT BUFFER
4197
4198 ;SETUP BUFFER WITH ALL ONES
4199 020674 012705 030714 001204 MOV #OUTBUF,RS :GET STARTING ADDRESS OF OUTBUF
4200 020700 012737 000400 001204 MOV #400,REPT :LOAD 2 SECTORS
4201 020706 012725 177777 15: MOV #-1,(RS)+ :WITH WORDS
4202 020712 005337 001204 DEC REPT :OF ALL ONES
4203 020716 001373 15: BNE 15
4204
4205 020720 012777 000061 160152 MOV #61,RS03S1 :LOAD WRITE COMMAND
4206 020726 104430 MRIND :SET INDEX PULSE
4207
4208 ;SUPPLY CLOCKS TO STEP THROUGH A TRACK
4209
4210 020730 012737 000002 001204 5S: MOV #2,REPT :SETUP FOR FAST CLOCK PULSES 172032 CLOCKS
4211 020736 012704 124000 001204 MOV #43008.,R4
4212 020742 012702 000011 001204 MOV #11,R2
4213 020746 012703 000001 001204 MOV #1,R3
4214 020752 010277 160146 2S: MOV R2,RS03R
4215 020756 010377 160142 001204 MOV R3,RS03R
4216 020762 005304 DEC R4
4217 020764 001372 BNE 2S
4218 020766 005337 DEC REPT
4219 020772 001361 BNE 5S
4220
4221 020774 104422 MRCLK :CLOCK A 11 AND A 1 INTO RS03
4222 020776 104426 DSCK :CHECK MR
4223 021000 012400 12400 :TO EQUAL 12400
4224 021002 104000 HLT :LBT SHOULD BE SET IN RS03

```

4225 ;ASSERT MAINTENANCE INDEX PULSE TO RESET DRIVE
 4226 ;FOR THE SECOND REVOLUTION
 4227
 4228 021004 104430 001176 MRIND :
 4229 021006 005037 CLR MCCNT :ASSERT MAINT INDEX PULSE
 4230 021012 104420 MRCK :CLEAR THE CLOCK COUNTER
 4231 021014 002501 2501 :CHECK MR REG
 4232 021016 104000 HLT :TO EQUAL 2501. SHOULD STILL BE WRITING
 4233
 4234 ;SUPPLY ENOUGH CLOCKS TO STEP THROUGH THE RS03 RESYNC PERIOD
 4235 021020 012737 001000 001204 4S: MOV #512.,REPT :CLOCK COUNT TO STEP THRU RESYNC
 4236 021026 104446 MCLK1 :2ND REVOLUTION
 4237 021030 104420 MRCK :CHECK MR
 4238 021032 012511 12511 :TO EQUAL 12511
 4239 021034 104000 HLT :MR=BAD GOOD=CORRECT ANS
 4240 021036 104450 MCLK0 :CLOCK MR REG
 4241 021040 104420 MRCK :CHECK MR
 4242 021042 002501 2501 :REG TO
 4243 021044 104000 HLT :EQUAL 2501
 4244 021046 005337 001204 DEC REPT :
 4245 021052 001365 BNE 4S ;LOOP TILL DONE
 4246
 4247 ;SUPPLY 2 CLOCKS TO CAUSE THE SECTOR PULSE TO APPEAR IN
 4248 ;THE MR REGISTER AND THE "AOE" ERROR TO APPEAR IN
 4249 ;THE RSER REGISTER
 4250
 4251 021054 104422 AOECK: MRCLK :
 4252 021056 104422 MRCLK :CAUSE SECTOR PULSE AND AOE ERROR
 4253 021060 104420 MRCK :CHECK FOR SECTOR PULSE
 4254 021062 022701 22701 :IN RSMR
 4255 021064 104000 HLT :MR=BAD GOOD=CORRECT ANS
 4256 021066 022777 001000 160020 CMP #1000,RSER :DID AOE SET IN RSER?
 4257 021074 001401 BEQ 1S :AOE SHOULD BE SET IN RSER
 4258 021076 104040 HLT !DS :RSER SHOULD EQUAL 1000
 4259 021100 022777 152600 160004 1S: CMP #152600,RSDS :IS RSDS CORRECT
 4260 021106 001401 BEQ 2S :YES
 4261 021110 104040 HLT !DS :ERR & ATA SHOULD BE SET IN RSDS
 4262 :BECAUSE OF AOE ERROR IN RSER
 4263 021112 104414 2S: CLRDK :CLEAR ERROR
 4264 021114 005777 157774 TST :DID ERROR CLEAR?
 4265 021120 001401 BEQ 3S :YES
 4266 021122 104040 HLT !DS :AOE DID NOT CLEAR BY SETTING CLR IN RSCS2
 4267 021124 022777 010600 157760 3S: CMP #10600,RSDS :DID ERRORS CLEAR
 4268 021132 001401 BEQ 4S :YES
 4269 021134 104040 HLT !DS :ERR AND ATA & LBT SHOULD ALL BE CLEARED
 4270 :FOR CLR WAS SET IN RSCS2

4271 ;MAINTENANCE MODE VERIFY TEST
 4272 ;----DANGER---THIS TEST DESTROYS DATA ON DISKS--DANGER
 4273 ;THIS TEST WILL ONLY RUN IF SWITCH 11 IS SET IN THE "SWITCH
 4274 ;REGISTER" FOR IT WILL ACTUALLY WRITE DATA ONTO THE DISK. IT
 4275 ;WILL WRITE ONE TRACK OF ALL ONES. THE PROGRAM THEN GOES BACK
 4276 ;TO THE MAINT WRITE TEST AND WRITES ONE SECTOR OF DATA (ZERO'S, ONES, FLOATING
 4277 ;ONES AND FILLS THE REMAINDER OF SECTOR WITH A PATTERN OF 146314)
 4278 ;THE DRIVE IS THEN TAKEN OUT OF
 4279 ;"MAINTENANCE MODE" AND THE TRACK IS THEN READ. THE TRACK
 4280 ;SHOULD CONTAIN ALL ONES.

4282 ;*****
 4283 :TEST 67 MAINTENANCE MODE VERIFY TEST
 4284 ;*****

4285 021136 104400 TST67: SCOPE

4287 ;MODULE TESTED G182

4289 021140 032777 004000 157660	MRVR: 3S:	BIT BNE #BIT11, JMP #INFTST	#ASWR 3S: DO THIS TEST? NO
4290 021146 001002		MOV #1600,FLAG2	SET VERIFY TEST FLAG
4291 021150 000137 021660		CLRDK	CLEAR ALL DRIVES
4292 021154 012737 001600 001144		MOV #17777,WORKS	STALL TO RESYNC
4293 021162 104414		DEC WORKS	DRIVE
4294 021164 012737 017777 001232		BNE 4S	TIMING LOGIC
4295 021172 005337 001232			
4296 021176 001375			

4297 ;STEP THRU RESYNC PERIOD

4300 021200 012777 170000 157676	MOV 1S:	#-10000,0RSWC	WRITE ONE TRACK - 4K WORDS
4301 021206 012737 177777 030114	MOV	#177777,INBUF	WRITE A PATTERN 12525
4302 021214 052777 000010 157660	BIS	#BIT3,0RSCS2	SET BAI BIT
4303 021222 012777 030114 157656	MOV	#INBUF,0RSBA	SET DATA WD
4304 021230 012737 007777 001204	MOV	#7777,REPT	SETUP WAIT LOOP
4305 021236 012777 000061 157634	MOV	#61,0RSCS1	GO WRITE
4306 021244 105777 157630	TSTB	0RSCS1	DONE YET?
4307 021250 100404	BMI	2S	YES
4308 021252 005337 001204	DEC	REPT	DECREMENT COUNTER WAITING
4309 021256 001372	BNE	1S	FOR READY
4310 021260 104000	HLT		READY NEVER CAME UP
4311 021262 005777 157612	TST	0RSCS1	ANY ERRORS?
4312 021266 100002	BPL	MRVR1	NO
4313 021270 104050	HLT	!DS!WC	STOP HERE TILL THIS PROBLEM IS FIXED TRY DZRSB DIAG
4314 021272 000433	BR	TBDIA	TYPE MESSAGE

MAINDEC-11-DZRSE-C
DZRSEC.P11 TST67 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 105

4315	021274	104414		MRVR1:	CLRDK		CLEAR ALL REGISTERS
4316	021276	012777	170000	MOV	#-10000, JR\$WC		SETUP WC
4317	021304	052777	000010	BIS	#BIT3, JR\$CS2		SET BAI
4318	021312	012777	030114	MOV	#INBUF, JR\$BA		SETUP RSBA
4319	021320	012737	007777	MOV	#7777, REPT		SETUP WAIT LOOP
4320	021326	012777	000051	MOV	#51, JR\$CS1		DO A WRITE CHECK TO VERIFY DISK
4321	021334	105777	157540	1\$: TSTB	JR\$CS1		TEST
4322	021340	100404		BMI	2\$		FOR READY TO COME BACK
4323	021342	005337	001204	DEC	REPT		WAIT
4324	021346	001372		BNE	1\$		
4325	021350	104000		HLT			READY NEVER CAME BACK
4326	021352	005777	157522	2\$: TST	JR\$CS1		ANY ERRORS?
4327	021356	100032		BPL	MRVRR		NO
4328	021360	104050		HLT	!DS!WC		STOP HERE WC FAILED
4329							GO TO DZRSB DIAG
4330							BEFORE TRYING TO DEBUG
4331							THIS TEST
4332	021362			TBDIA:			
4333	021362	104402	021366	MRVRR:	TYPE	+2	: ASCIZ <15><12>"FAILED VERIFY TEST --- RUN DZRSB DIAGNO
4334	021444	000137	012320	JMP		J\$1RWRT	: GO WRITE IN MAINTENANCE MODE
4335				;NOW CHECK TO SEE IF DRIVE WAS WRITTEN ON IN MAINTENANCE MODE			
4336							
4337	021450	104414		MRVR2:	CLRDK		CLEAR ALL REGISTERS
4338	021452	012737	007777	3\$: MOV	\$7777, WORK		STALL
4339	021460	005337	001216	DEC	WORK		WAITING FOR
4340	021464	001375		BNE	3\$		DRIVE TO GET IN SYNC WITH INDEX PULSE
4341	021466	012777	170000	MOV	#-10000, JR\$WC		SETUP WC FOR 1 TRACK
4342	021474	052777	000010	BIS	#BAI, JR\$CS2		SET BAI
4343	021502	012777	030114	MOV	#INBUF, JR\$BA		SETUP RSBA
4344	021510	012737	177777	MOV	#177777, INBUF		SETUP FOR COMPARE
4345	021516	012777	000051	MOV	#51, JR\$CS1		DO A WRITE CHECK
4346	021524	105777	157350	1\$: TSTB	JR\$CS1		TEST FOR
4347	021530	100375		BPL	1\$		READY TO COME BACK
4348	021532	032777	040000	BIT	\$WCE, JR\$CS2		DID WCE SET?
4349	021540	001442		BEQ	2\$		NO
4350	021542	104402	021546	TYPE	+2		: ASCIZ <15><12> "WRITE AMPLIFIER DID NOT GET DISABLED B
4351	021642	104040		HLT	!DS		
4352	021644	000404		BR	4\$		GET OUT
4353	021646	005777	157226	2\$: TST	JR\$CS1		ANY ERRORS?
4354	021652	100001		BPL	+4		NO
4355	021654	104040		HLT	!DS		SHOULD NOT HAVE ANY ERRORS HERE
4356	021656	000240		NOP			
4357							TRY DZRSB DIAGNOSTIC
4358							
4359	021660	052737	000001	001170	INFTST: BIS	#BIT0, ONCEE	SET FOUND DRIVE FLAG
4360	021666	000137	002352	JMP		J\$TRYNX	GET NEXT DRIVE

4361 .SBTTL SDONE - BELL AND SCOPE ROUTINE

4362

4363 021672 104400 000001 001006 DONE: SCOPE :TERMINATING SCOPE FOR LOOPING
 4364 021674 062737 001004 001006 ADD \$1, PCNT+2 :ADD 1 TO THE PASS COUNT
 4365 021702 005537 002000 157112 ADC PCNT :MAKE IT DOUBLE PREC.
 4366 021706 032777 002000 157112 BIT #SW10, JSWR :RING THE BELL?
 4367 021714 001004 021722 BNE 45 :NO!
 4368 021716 104402 000042 TYPE +2 :ASCIZ < BELL > (177)
 4369 021726 013700 000042 4S: MOV J#42 RO :GET MONITOR ADDRESS
 4370 021732 001405 BEQ SEND1 :IF NONE
 4371 021734 000005 RESET :
 4372 021736 004710 SENDAD: JSR 7 (0) :GO TO MONITOR
 4373 021740 000240 000240 000240 240, 240, 240 :SAVE ROOM FOR ACT11
 4374 021746 000137 021754 SEND1: JMP MULSYS :RETURN
 4375
 4376 021752 000000 .TBIT: 0 :T BIT FLAG
 4377
 4378 ;MULTI DRIVE SYSTEM?
 4379
 4380 021754 104402 021760 MULSYS: TYPE +2 :.ASCIZ < 15 > (12) "END OF PASS"
 4381 021754 104402 021760 CLR LAD
 4382 021776 005037 001010 CLR ICNT
 4383 022002 005037 001000 BIT #BIT4, FLAG3 :MULTI DRVIE?
 4384 022006 032737 000020 001146 BNE 1S :NO
 4385 022014 001002 JMP #MULTII :YES
 4386 022016 000137 002006 1S: JMP #NOWGO :TEST ONLY ONE DRIVE
 4387 022022 000137 002564 ;ERROR TIMEOUT ROUTINE FOR NO-OP TEST
 4388
 4389
 4390 022026 032737 000004 001170 NOPERR: BIT #BIT2, ONCEE :WERE WE HERE BEFORE?
 4391 022034 001031 BNE 1S :YES
 4392 022036 052737 000004 001170 BIS #BIT2, ONCEE :SET BEEN HERE BEFORE FLAG
 4393 022044 104402 022050 TYPE +2 :.ASCIZ < 15 > (12) "ERROR CAUSED BY NO-OP FUNCTION "
 4394 022112 013746 001216 MOV WORK, -(6) :PUT WORK ON STACK
 4395 022116 104406 TYPES PC :TYPE STACK IN OCTAL - SUPPRESS
 4396 022120 000207 1S: RTS :
 4397

MRINDEC-11-DZRSE-C
DZRSEC.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
SDONE - BELL AND SCOPE ROUTINE MACY11 27(732) 25-SEP-76 10:44 PAGE 107

				CHG:	TYPE	REGCHG	TYPE MESSAGE
4398	022122	104402	022136		MOV	WORK,-(6)	;PUT WORK ON STACK
4399	022126	013746	001216		TYPES		;TYPE STACK IN OCTAL - SUPRESS
4400	022132	104406		RTS		PC	
4401	022134	000207					
4402							
4403	022136	044103	047101	042507	REGCHG: .ASCIZ	"CHANGED WITH NO-OP FUNCTION "	
4404	022144	020104	044527	044124			
4405	022152	047040	026517	050117			
4406	022160	043040	047125	052103			
4407	022166	047511	020116	000			
4408							
4409	022173	015	051012	051115	TRMR: .ASCIZ	<15><12>"RMR DID NOT SET BY WRITING INTO "	
4410	022200	020040	044504	020104			
4411	022206	047516	020124	042523			
4412	022214	020124	054502	053440			
4413	022222	044522	044524	043516			
4414	022230	044440	052116	020117			
4415	022236	000					
4416		022240			.EVEN		
4417							
4418	022240	104422			.MRINT: MRCLK		:CLOCK THE MAINT REG WITH A 11 AND A 1
4419	022242	104422			MRCLK		:SAME
4420	022244	000002			RTI		:RETURN
4421							
4422	022246	012777	000011	156650	.MRCLK: MOV	\$11, JRSMR	:CLOCK THE
4423	022254	012777	000001	156642	MOV	\$1, JRSMR	:MAINT REG
4424	022262	062737	000001	001200	ADD	\$1, MCCNT+2	:ADD 1 TO CLOCK COUNT
4425	022270	005537	001176		ADC	MCCNT	:MAKE DOUBLE PRECISION
4426	022274	000002			RTI		
4427							
4428	022276	017700	156622		.MRCK: MOV	JRSMR, BAD	:GET THE CONTENTS OF RSMR
4429	022302	017601	000000		MOV	0(SP), GOOD	:GET THE CORRECT ANSWER
4430	022306	062716	000002		ADD	02 (SP)	:UPDATE THE RETURN ADDRESS FOR AN ERROR
4431	022312	020100			CMP	GOOD, BAD	:IS THE MR REG CORRECT?
4432	022314	001002			BNE	1S	:NO EXIT
4433	022316	062716	000002		ADD	02, (SP)	:UPDATE RETURN ADDRESS TO SKIP THE HLT FOR CORRECT ANS
4434	022322	000002			RTI		:RETURN
4435							
4436					:SEND INDEX PULSE TO THE MAINTENANCE REGISTER		
4437	022324	012777	000021	156572	.MRIND: MOV	\$21, JRSMR	:SEND INDEX
4438	022332	012777	000001	156564	MOV	\$1, JRSMR	:PULSE TO MR REG
4439	022340	000002			RTI		
4440	022342	017700	156544		.DSCK: MOV	JRSDS, BAD	:GET THE CONTENTS OF RS03
4441	022346	017601	000000		MOV	0(SP), GOOD	:GET THE CORRECT ANS
4442	022352	062716	000002		ADD	02, (SP)	:UPDATE THE RETURN ADDR FOR AN ERROR
4443	022356	020100			CMP	GOOD, BAD	:IS RS03 CORRECT
4444	022360	001002			BNE	1S	:NO EXIT
4445	022362	062716	000002		ADD	02, (SP)	:UPDATE RETURN ADDR TO SKIP THE HLT FOR CORRECT ANS
4446	022366	000002			RTI		

4447 ;GET 1 BIT OF DATA FROM BUFFER
 4448 ;SAVE THE LAST BIT TRANSFERED IN LOCATION LSTOD

4450 022370 032737 000200 001144 .XBIT: BIT #BIT7,FLAG2 ;1ST 1 BIT OF 1ST WD?
 4451 022376 001446 000001 001152 BEQ 25 NO
 4452 022400 012737 000001 001152 MOV #1,LSTOD YES SETUP SYNC 1 BIT FOR END OF PREAMBLE;
 4453 022424 012737 000000 001152 TO CALCULATE BOTTOM BIT
 4454 022406 032737 000100 001170 BIT #BIT6,ONCEE 1ST TIME THROUGH?
 4455 022414 001005 BNE 55 YES
 4456 022416 042737 000200 001144 BIC #BIT7,FLAG2
 4457 022424 012737 000000 001152 MOV #0,LSTOD
 4458 022432 042737 000100 001170 55: BIC #BIT6,ONCEE CLEAR 1ST TIME THROUGH FLAG
 4459 022440 005037 001210 001170 45: CLR CLKCNT CLEAR CLOCK COUNTER AT START OF EACH WD
 4460 022444 032737 000400 001170 BIT #BIT8,ONCEE ON CRC WD?
 4461 022452 001062 BNE 1S YES
 4462 022454 005037 001156 CLR NOWOD NO BITS 16 & 17 ARE 0
 4463
 4464 022460 032737 000400 001144 BIT #BIT8,FLAG2 XFERING BIT 17?
 4465 022466 001003 BNE 75 YES
 4466 022470 042737 001000 001144 BIC #BIT9,FLAG2 CLEAR FLAG FOR BIT 16
 4467 022476 042737 000400 001144 75: BIC #BIT8,FLAG2 CLEAR FLAG FOR BIT 17
 4468 022504 012737 000020 001226 65: MOV #16.,WORK3 LOOP 16 TIMES 1 FOR EACH BIT
 4469 022512 000002 RTI EXIT
 4470 022514 013737 001156 001152 25: MOV NOWOD,LSTOD SAVE LAST BIT XFERED
 4471 022522 032737 001000 001144 BIT #BIT9,FLAG2
 4472 022530 001343 BNE 45
 4473 022532 005737 001226 TST WORK3 DONE WITH WD YET?
 4474 022536 001013 BNE 35 NO
 4475 022540 032737 002000 001144 BIT #BIT10,FLAG2 ON BIT 16 OF CRC WD?
 4476 022546 001334 BNE 45 YES
 4477 022550 062705 000002 ADD #2,R5 UPDATE BUFFER WD
 4478 022554 011504 MOV (R5),R4 GET DATA WD
 4479 022556 052737 001400 001144 BIS #1400,FLAG2 SET BITS 8 & 9 IN FLAG2
 4480 022564 000725 BR 45
 4481 022566 005037 001156 35: CLR NOWOD CLEAR PRESENT BIT
 4482 022572 032737 001000 001144 BIT #BIT9,FLAG2 DID WE XFER BITS 16 & 17 YET?
 4483 022600 001317 BNE 45 NO
 4484 022602 000241 CLC R4 GET NEXT DATA BIT
 4485 022604 006104 ROL R4 PUT IT INTO NOWOD
 4486 022606 006137 001156 ROL NOWOD
 4487 022612 005337 001226 DEC WORK3 KEEP COUNT OF BITS IN THE WORD
 4488 022616 000002 RTI EXIT
 4489
 4490 ;CRC IS BEING WRITTEN. BITS 17 & 16 ARE DATA BITS
 4491 ;BITS 0 & 1 ARE ALWAYS 0
 4492
 4493 022620 005037 001156 1S: CLR NOWOD CLEAR PRESENT BIT
 4494 022624 006104 ROL R4 GET NEXT BIT
 4495 022626 006137 001156 ROL NOWOD TO BE XFERED
 4496 022632 032737 002000 001144 BIT #BIT10,FLAG2 DONE WITH BITS 16 & 17 YET?
 4497 022640 001321 BNE 65 YES
 4498 022642 052737 002000 001144 BIS #BIT10,FLAG2 NO
 4499 022650 042737 001000 001144 BIC #BIT9,FLAG2
 4500 022656 000002 RTI EXIT

4501 :CLOCK ROUTINE (1ST OF ONE) WHICH IS USED TO CLOCK ONE BIT OF
 4502 :DATA TO THE DRIVE AT A TIME. THIS ROUTINE ALSO CHECKS THE PREVIOUS
 4503 :BITS THAT HAVE BEEN TRANSFERRED AND CALCULATES WHICH STATE
 4504 :THE MWDB BIT (BIT 12 IN THE MR REG) SHOULD BE IN
 4505
 4506

4507 022660 104446	.CLKD1: MCLK1		:CLOCK MR REG WITH AN 11
4508 022662 005003	CLR	R3	:CLEAR WORK LOCATION
4509 022664 005737	TST	NOWOD	:TEST ODD BIT NOW BEING SENT FOR A 1 OR A 0
4510 022670 001005	BNE	TSTEVB	:NOW TEST EVEN DATA BIT ON 1ST CLOCK
4511 022672 005737	1\$: TST	LSTOD	:NOW BIT IS A 1 MWDB IS 0
4513 022676 001002	BNE	TSTEVB	:TEST THE LAST ODD DATA BIT THAT WAS SENT
4514 022700 052703	2\$: BIS	#BIT12,R3	:LAST ODD DATA BIT WAS A 1
4515 022704 012701	TSTEVB: MOV	\$123511,GOOD	:MWDB IS A 0
4518 022710 050301	BIS	R3,GOOD	:SET MWDB FOR LATER COMPARE WITH MR REG
4519 022712 004737	JSR	PC,MRCAL	
4520 022716 017700	MOV	MR\$MR,BAD	:GET CORRECT ANSWER
4521 022722 020100	CMP	GOOD,BAD	:FOR MR REG
4522 022724 001002	BNE	2\$:DETERMINE STATE OF SB & LSR BITS
4523 022726 062716	ADD	#2,(SP)	:GET CONTENTS OF MR REG
4524 022732 000002	2\$: RTI		:IS MR REG CORRECT?
			:NO TYPE OUT MR REG
			:UPDATE RETURN ADDR FOR CORRECT ANSWER
			:RETURN

4525 ;SECOND CLOCK ROUTINE WHICH WILL FINISH TRANSFERRING THE DATA BIT
 4526 ;THIS ROUTINE WILL CALCULATE WHAT MWDB SHOULD EQUAL IN THE
 4527 ;MAINTENANCE REGISTER

4529 022734 104450	001156	.CLK00: MCLK0	CLOCK MR REG
4530 022736 005737		TST NOWOD	;IS THE PRESENT DATA BIT A 1?
4531 022742 001403	010000	BEQ 15	;NO IT IS A 0
4532 022744 052703		BIS #BIT12,R3	;SET MWDB FOR BIT BEING SENT IS A 1
4533 022750 000402		BR 45	
4534 022752 042703	010000	15: BIC #BIT12,R3	CLEAR MWDB FOR PRESENT BIT IS A 0
4535 022756 012701	023501	45: MOV #23501,G000	GET CORRECT ANS
4536 022762 050301		BIS R3,G000	FOR MR REG
4537 022764 004737	024224	JSR PC,MRCAL	DETERMINE STATE OF SB & LSR BITS
4538 022770 017700	156130	MOV #R\$MR,BAD	GET CONTENTS OF MR REG
4539 022774 020100		CMP GOOD,BAD	IS MR REG CORRECT?
4540 022776 001002		BNE 55	NO TYPEOUT ERROR
4541 023000 062716	000002	ADD #2,(SP)	UPDATE ADDR FOR CORRECT ANS
4542 023004 000002		55: RTI	RETURN

4543 ;TYPEOUT ROUTINE TO DETERMINE WHICH IC FAILED IN CRC TEST2
 4544 ;AND TO TYPE IT OUT

4547 023006 012737	023116	001216	CRCTYP: MOV #CRCTAB,WORK	GET STARTING LOC OF IC TABLE
4548 023014 012737	000001	001222	MOV \$1,WORK1	SETUP TO TEST FIRST CHIP
4549 023022 033737	001222	001174	15: BIT WORK1,SAVEE	WAS IT THIS BIT?
4550 023030 001006			BNE 25	YES TYPE IT
4551 023032 062737	000006	001216	ADD #6,WORK	NO INDEX TABLE POINTER
4552 023040 006137	001222		ROL WORK1	SETUP TO TEST NEXT CHIP
4553 023044 000766			BR 15	NOW TES IT
4554 023046 004777	156144		25: JSR PC,3WORK	TYPE OUT CHIP
4555 023052 104402	023056		TYPE +2	.ASCIZ " IN THE CRC REG SHOULD BE SET"
4556 023114 000207			RTS PC	

4557

;TABLE FOR CRC TEST 2 TYPEOUT ROUTINE

4559	023116	104402	023306	CRCTAB:	TYPE	E302
4560	023122	000207	023314		RTS	PC
4561	023124	104402	023314		TYPE	E305
4562	023130	000207	023322		RTS	PC
4563	023132	104402	023322		TYPE	E307
4564	023136	000207	023322		RTS	PC
4565	023140	104402	023330		TYPE	E3010
4566	023144	000207	023330		RTS	PC
4567	023146	104402	023337		TYPE	E3012
4568	023152	000207	023346		RTS	PC
4569	023154	104402	023346		TYPE	E3015
4570	023160	000207	023355		RTS	PC
4571	023162	104402	023355		TYPE	E242
4572	023166	000207	023363		RTS	PC
4573	023170	104402	023363		TYPE	E245
4574	023174	000207	023371		RTS	PC
4575	023176	104402	023371		TYPE	E247
4576	023202	000207	023377		RTS	PC
4577	023204	104402	023377		TYPE	E2410
4578	023210	000207	023406		RTS	PC
4579	023212	104402	023406		TYPE	E2412
4580	023216	000207	023415		RTS	PC
4581	023220	104402	023415		TYPE	E2415
4582	023224	000207	023424		RTS	PC
4583	023226	104402	023424		TYPE	E192
4584	023232	000207	023432		RTS	PC
4585	023234	104402	023432		TYPE	E197
4586	023240	000207	023440		RTS	PC
4587	023242	104402	023440		TYPE	E1910
4588	023246	000207	023447		RTS	PC
4589	023250	104402	023447		TYPE	E1915
4590	023254	000207	023447		RTS	PC

4591

;CLOCK MR REG WITH A 0-1

4594	023256	012777	000001	155640	.MCLKB:	MOV	\$1 @RSMR
4595	023264	012777	000011	155632		MOV	\$11 @RSMR
4596	023272	062737	000001	001200		ADD	\$1 MCCNT+2
4597	023300	005537	001176			ADC	MCCNT
4598	023304	000002				RTI	

MRINDEC-11-DZRSE-C
DZRSEC.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
SDONE - BELL AND SCOPE ROUTINE

MACY11 27(732) 25-SEP-76 10:44 PAGE 112

4599	023306	031505	026460	000062	E302:	.ASCIZ	"E30-2"
4600	023314	031505	026460	000065	E305:	.ASCIZ	"E30-5"
4601	023322	031505	026460	000067	E307:	.ASCIZ	"E30-7"
4602	023330	031505	026460	030061	E3010:	.ASCIZ	"E30-10"
4603	023336	000					
4604	023337	105	030063	030455	E3012:	.ASCIZ	"E30-12"
4605	023344	000062					
4606	023346	031505	026460	032461	E3015:	.ASCIZ	"E30-15"
4607	023354	000					
4608	023355	105	032062	031055	E242:	.ASCIZ	"E24-2"
4609	023362	000					
4610	023363	105	032062	032455	E245:	.ASCIZ	"E24-5"
4611	023370	000					
4612	023371	105	032062	033455	E247:	.ASCIZ	"E24-7"
4613	023376	000					
4614	023377	105	032062	030455	E2410:	.ASCIZ	"E24-10"
4615	023404	000060					
4616	023406	031105	026464	031061	E2412:	.ASCIZ	"E24-12"
4617	023414	000					
4618	023415	105	032062	030455	E2415:	.ASCIZ	"E24-15"
4619	023422	000065					
4620	023424	030505	026471	000062	E192:	.ASCIZ	"E19-2"
4621	023432	030505	026471	000067	E197:	.ASCIZ	"E19-7"
4622	023440	030505	026471	030061	E1910:	.ASCIZ	"E19-10"
4623	023446	000					
4624	023447	105	034461	030455	E1915:	.ASCIZ	"E19-15"
4625	023454	000065					
4626							
4627							
4628							
4629	023456	012777	000011	155440	.MCLK1:	MOV	#11, @RSMR
4630	023464	062737	000001	001200		ADD	#1, MCCNT+2
4631	023472	005537	001176			ADC	MCCNT
4632	023476	000002				RTI	
4633							
4634							
4635							
4636	023500	012777	000001	155416	.MCLK0:	MOV	#1, @RSMR
4637	023506	000002				RTI	

;CLOCK MR REG WITH A 1

;CLOCK MR REG WITH A0

4638 :GET ONE BIT OF DATA FROM INBUF
 4639 :FOR READING FROM DRIVE TO DETERMINE THE
 4640 :STATE OF MRDB IN THE MR REG.
 4641
 4642 023510 005737 001226 .RBIT: TST WORK3 ;STARTING NEW WD?
 4643 023514 001035 BNE 3S ;NO
 4644 023516 062705 000002 ADD #2, R5 ;UPDATE BUFFER WD
 4645 023522 011504 MOV (R5), R4 ;GET DATA WD
 4646 023524 052737 004000 001144 BIS #BIT11, FLAG2 ;SET TO INDICATE BIT 17
 4647 023532 005037 001210 CLR CLKCNT ;CLEAR CLOCK COUNTER AT START OF EACH WD
 4648 023536 032737 000400 001170 BIT #BIT8, ONCEE ;ON CRC WD?
 4649 023544 001041 BNE 1S ;YES
 4650 023546 032737 000040 001144 BIT #BITS5, FLAG2 ;IN CRC TEST ????
 4651 023554 001407 BEQ 7S ;NO
 4652 023556 012737 000020 001226 MOV #16, WORK3 ;FOR CRC TEST
 4653 023564 042737 004000 001144 BIC #BIT11, FLAG2
 4654 023572 000416 BR 4S
 4655 023574 005037 001156 7S: CLR NOWOD ;BITS 16 + 17 OF DATA WORD ARE 0
 4656 023600 012737 000020 001226 6S: MOV #16, WORK3 ;16 LOOPS FOR REMAINING 16 BITS OF WORD
 4657 023606 000002 RTI
 4658 023610 032737 004000 001144 3S: BIT #BIT11, FLAG2 ;IS THIS BIT 16?
 4659 023616 001404 BEQ 4S ;NO
 4660 023620 042737 004000 001144 BIC #BIT11, FLAG2 ;TRANSFER BIT 16
 4661 023626 000741 BR 5S
 4662 023630 005037 001156 4S: CLR NOWOD ;CLEAR PRESENT BIT
 4663 023634 006104 ROL R4 ;GET NEXT DATA BIT
 4664 023636 006137 001156 ROL NOWOD ;SAVE IT IN ODD BIT
 4665 023642 005337 001226 DEC WORK3 ;KEEP COUNT OF BITS IN THE WORD
 4666 023646 000002 RTI ;RETURN
 4667 :CRC WORD IS BEING WRITTEN BIT 17 & 16 ARE DATA BITS, 0 & 1 ARE ALWAYS 0
 4668 023650 005037 001156 1S: CLR NOWOD ;GET BITS 17
 4669 023654 006104 ROL R4 ;AND 16
 4670 023656 006137 001156 ROL NOWOD ;FOR CRC WORD
 4671 023662 000746 BR 6S ;CONTINUE

J09

MAINDEC-11-DZRSE-C
DZRSEC.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 114
SDONE - BELL AND SCOPE ROUTINE

4672	023664	004737	024202	.CLKR1:	JSR	PC, CALRTB	CALCULATE MRDB BIT FOR MR REG
4673	023670	012703	000011		MOV	#11, R3	SETUP CLOCK BITS
4674	023674	062737	000001	001200	ADD	#1, MCCNT+2	INCREMENT
4675	023702	005537	001176		ADC	MCCNT	CLOCK COUNT
4676	023706	053703	001216		BIS	WORK, R3	SET BOTTOM BITS
4677	023712	010377	155206		MOV	R3, JRSMR	SEND
4678	023716	012701	133611		MOV	#133611, GOOD	CALCULATE CORRECT ANS FOR MR REG
4679	023722	032737	000004	001144	BIT	#BIT2, FLAG2	WRITE CK TEST?
4680	023730	001402			BEQ	75	NO
4681	023732	052701	000100		BIS	#BIT6, GOOD	YES SET RD IN MR REG
4682	023736	050301		75:	BIS	R3, GOOD	
4683	023740	032737	000400	001170	BIT	#BIT8, ONCEE	ON CRC WD?
4684	023746	001406			BEQ	25	NO
4685	023750	022737	000022	001204	CMP	#22, REPT	SHOULD CRCW BE SET?
4686	023756	001402			BEQ	25	YES
4687	023760	042701	020000		BIC	#20000, GOOD	CLEAR CRCW
4688	023764	005337	001206	25:	DEC	REPT1	SHOULD SB SET
4689	023770	001017			BNE	65	NO
4690	023772	012737	000044	001206	MOV	#44, REPT1	RESET SB COUNTER
4691	024000	052701	004000		BIS	#BIT11, GOOD	SET SB
4692	024004	032737	000400	001170	35:	BIT	ON CRC WD?
4693	024012	001406			BEQ	65	NO
4694	024014	022737	000043	001206	CMP	#43, REPT1	SHOULD SB AND CRCW BE SET ?
4695	024022	001002			BNE	65	NO
4696	024024	052701	020000		BIS	#20000, GOOD	SET SB AND CRCW
4697	024030	017700	155070	65:	MOV	JRSMR, BAD	GET MR REG
4698	024034	020100			CMP	GOOD, BAD	IS RSMR CORRECT?
4699	024036	001002			BNE	45	NO
4700	024040	062716	000002		ADD	\$2, (SP)	YES
4701	024044	000002		45:	RTI		RETURN

MAINDEC-11-DZRSE-C
DZRSEC.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
SDONE - BELL AND SCOPE ROUTINE

MACY11 27(732) 25-SEP-76 10:44 PAGE 115

4702	024046	053703	001216	.CLKRD:	BIS	WORK,R3	;SET BOTTOM BITS	
4703	024052	042703	000010		BIC	#BIT3,R3		
4704	024056	010377	155042		MOV	R3, JR\$MR	;SEND	
4705	024062	012701	023601		MOV	#23601, GOOD	;CALCULATE CORRECT ANS FOR MR REG	
4706	024066	032737	000004	001144	BIT	#BIT2,FLAG2	;WRITE CK TEST?	
4707	024074	001402			BEQ	7S	;NO	
4708	024076	052701	000100		BIS	#BIT6, GOOD	;YES SET RD IN MR REG	
4709	024102	050301		7S:	BIS	R3, GOOD		
4710	024104	032737	000400	001170	BIT	#BIT8,ONCEE	;ON CRC WD?	
4711	024112	001402			BEQ	2S	;NO	
4712	024114	042701	020000		BIC	#20000, GOOD	;CLEAR CRCW	
4713	024120	005337	001206	2S:	DEC	REPT1	;SHOULD SB SET?	
4714	024124	001017			BNE	6S	;NO	
4715	024126	012737	000022	001206	MOV	#18, REPT1	;RESET SB COUNTER	
4716	024134	052701	004000		BIS	#BIT11, GOOD	;SET SB	
4717	024140	032737	000400	001170	3S:	BIT	#BIT8,ONCEE	;ON CRC WD?
4718	024146	001406			BEQ	6S	;NO	
4719	024150	022737	000022	001206	CMP	#22, REPT1	;SHOULD SB AND CRCW BE SET ?	
4720	024156	001002			BNE	6S	;NO	
4721	024160	052701	020000		BIS	#20000, GOOD	;SET SB AND CRCW	
4722	024164	017700	154734	6S:	MOV	JR\$MR, BAD	;GET MR REG	
4723	024170	020100			CMP	GOOD, BAD	;IS RSMR CORRECT?	
4724	024172	001002			BNE	4S	;NO	
4725	024174	062716	000002		ADD	#2, (SP)	;YES	
4726	024200	000002		4S:	RTI		;RETURN	

4727 ;CALCULATE THE STATE OF MRDB FROM CURRENT INPUT BIT
 4728 ;LOCATION WORK CONTAINS CORRECT DATA FOR MRDB
 4729 024202 005037 001216 CALRTB: CLR WORK
 4730 024206 005737 001156 TST NOWOD ;CLEAR WORK LOCATION
 4731 024212 001403 BEQ 2S ;IS CURRENT BIT A 0?
 4732 024214 052737 000004 001216 BIS #BIT2,WORK ;YES
 4733 024222 000207 2S: RTS PC ;NO SET MRDB
 4734 ;RETURN

4735 ;CALCULATE MR REG TO DETERMINE THE STATE OF THE CRC-SB AND LSR BITS
 4736 ;ON THE DIFFERENT CLOCKS ON THE DIFFERENT WORDS THROUGHOUT THE SECTOR
 4737

4738 024224 005237 001210 MRCAL: INC CLKCNT
 4739 024230 032737 000200 001170 8BIT #BIT7,ONCEE ;ADD ONE TO CLOCK COUNT OF WORD
 4740 024236 001032 BNE LSTWD ;TRANSFERRING LAST WORD?
 4741 024240 032737 000400 001170 BIT #BIT8,ONCEE ;YES
 4742 024246 001051 BNE CRCWD ;TRANSFERRING CRC WORD?
 4743 024250 022737 000016 001210 CMP #16,CLKCNT ;YES
 4744 024256 101401 BLOS 1S ;CLOCK COUNT 16 OR GREATER?
 4745 024260 000406 BR 2S ;YES
 4746 024262 022737 000040 001210 1S: CMP #40,CLKCNT ;GET OUT
 4747 024270 101402 BLOS 2S ;CLOCK COUNT 40 OR GREATER?
 4748 024272 052701 004000 BIS #BIT11,GOOD ;YES GET OUT
 4749 024276 022737 000037 001210 2S: CMP #37,CLKCNT ;SET 58 BIT
 4750 024304 001404 BEQ 3S
 4751 024306 022737 000040 001210 CMP #40,CLKCNT
 4752 024314 001002 BNE 4S
 4753 024316 042701 002000 3S: BIC #BIT10,GOOD ;CLEAR LSR
 4754 024322 000207 4S: RTS PC ;RETURN

4755

4756 ;CALCULATE MR FOR LAST DATA WORD
 4757 024324 022737 000036 001210 LSTWD: CMP #36,CLKCNT ;IS THIS CLOCK 36 OR LESS?
 4758 024332 103016 BHIS 2S ;YES GET OUT
 4759 024334 022737 000037 001210 CMP #37,CLKCNT ;IS THIS CLOCK 15?
 4760 024342 001003 BNE 3S ;NO
 4761 024344 042701 002000 4S: BIC #BIT10,GOOD ;YES CLEAR LSR
 4762 024350 000407 BR 2S
 4763 024352 022737 000040 001210 3S: CMP #40,CLKCNT
 4764 024360 001001 BNE 5S
 4765 024362 000770 BR 4S
 4766 024364 042701 020000 5S: BIC #BIT13,GOOD ;CLEAR CRCW BIT
 4767 024370 000207 2S: RTS PC

4768 ;CALCULATE MR FOR CRC WORD

4771 024372 042701 020000 CRCWD: BIC #BIT13,GOOD ;CLEAR CRCW BIT
 4772 024376 022737 000037 001210 CMP #37,CLKCNT ;IS THIS CLOCK 17?
 4773 024404 001002 BNE 2S ;NO
 4774 024406 042701 002000 BIC #BIT10,GOOD ;CLEAR LSR BIT
 4775 024412 022737 000040 001210 2S: CMP #40,CLKCNT
 4776 024420 001002 BNE 1S
 4777 024422 042701 002000 BIC #BIT10,GOOD
 4778 024426 000207 1S: RTS PC ;RETURN

4779
 4780 ;GENERATE A CRC WORD FROM THE DATA BUFFER
 4781 ;AND LEAVE THE CRC WORD IN "WORK" LOCATION
 4782 ;EXIT ROUTINE WITH RTS PC
 4783
 4784 024430 012737 000100 001204 GENCRC: MOV #64. REPT
 4785 024436 032737 000040 001144 BIT #BITS,FLAG2 ;64 WORDS PER SECTOR
 4786 024444 001403 BEQ 13\$;IN CRC TEST?
 4787 024446 012737 000110 001204 MOV #72. REPT ;NO
 4788 024454 012705 030114 13\$: MOV #INBUF,R5 ;YES
 4789 024460 011504 MOV (R5),R4 ;GET STARTING ADDR OF OUTPUT BUFFER
 4790 024462 005037 001220 CLR WORK0 ;GET DATA WD
 ;CLEAR WORK LOCATION
 4791
 4792 ;INBIT CONTAINS PRESENT INPUT BIT
 4793 ;WK15 = BIT15 IF CRC AT TIME T
 4794 ;WORK0 = CRC AT TIME T + DURING FINAL MANIPULATION
 4795 ;WORK = BITS FROM SAVED CRC WORD (WCRC)
 4796
 4797 024466 012737 000022 001206 1\$: MOV #18. REPT1 ;GET 18 BITS PER WD
 4798 024474 032737 000040 001144 BIT #BITS,FLAG2 ;IN CRC TEST?
 4799 024502 001403 BEQ 2\$;NO
 4800 024504 012737 000020 001206 MOV #16. REPT1 ;YES
 4801 024512 013737 001220 001202 2\$: MOV WORK0,WCRC ;SAVE CURRENT CRC WD
 4802 024520 005037 001214 CLR WK15 ;CLEAR BIT 15 FROM CRC AT T 1
 4803 024524 000241 CLC ;CLEAR CARRY
 4804 024526 006137 001220 ROL ;SHIFT CRC WD LEFT
 4805 024532 006137 001214 ROL ;CONTAINS BIT 15 OF CRC
 4806 024536 032737 000040 001144 BIT #BITS,FLAG2 ;IN CRC TEST?
 4807 024544 001004 BNE 12\$;YES
 4808 024546 022737 000021 001206 CMP #17.,REPT1 ;DONE BITS 16 AND 17 YET?
 4809 024554 101406 BLOS 3\$: CLR INBIT ;NO
 4810 024556 005037 001212 CLR R4 ;CLEAR WORK LOC
 4811 024562 006104 ROL R4 ;PUT DATA BIT FROM BUFFER
 4812 024564 006137 001212 ROL INBIT ;IN WORK1 LOC
 4813 024570 000402 BR 4\$
 4814 024572 005037 001212 CLR INBIT ;FOR BITS 16 AND 17
 4815 024576 013737 001214 001216 4\$: MOV WK15,WORK ;GET BIT 15 OF CRC
 4816 024604 004737 025030 5\$: JSR PC,XXOR ;XOR BIT15 WITH INPUT BIT
 4817 024610 042737 000001 001220 BIC #BIT0,WORK0
 4818 024616 005737 001212 TST INBIT ;TEST RESULT OF XOR
 4819 024622 001403 BEQ 6\$;
 4820 024624 052737 000001 001220 BIS #BIT0,WORK0
 4821 024632 013737 001212 001160 6\$: MOV INBIT,RS0 ;SAVE XOR SESULT OF BIT 0 AND INPUT

4822 ;FROM BO IN WORKO AND B1 IN SAVED CRC (WCRC) CLACULATE
 4823 ;NEW B2 FOR WORKO

4824
 4825 024640 005037 001216 CLR WORK
 4826 024644 032737 000002 001202 BIT #BIT1,WCRC
 4827 024652 001403 BEQ 7S
 4828 024654 052737 000001 001216 BIS #BIT0,WORK
 4829 024662 013737 001160 001212 7S: MOV RSO,INBIT
 4830 024670 004737 025030 JSR PC XXOR
 4831 024674 042737 000004 001220 BIC #BIT2,WORKO
 4832 024702 005737 001212 TST INBIT ; TEST RESULT OF XOR
 4833 024706 001403 BEQ 8S
 4834 024710 052737 000004 001220 BIS #BIT2,WORKO

4835
 4836 ;FROM BO IN WORKO AND B14 IN WCRC CLACULATE BIT15 IN WORKO
 4837

4838 024716 005037 001216 8S: CLR WORK
 4839 024722 032737 040000 001202 BIT #BIT14,WCRC
 4840 024730 001403 BEQ 9S
 4841 024732 052737 000001 001216 BIS #BIT0,WORK
 4842 024740 013737 001160 001212 9S: MOV RSO,INBIT
 4843 024746 004737 025030 JSR PC XXOR
 4844 024752 042737 100000 001220 BIC #BIT15,WORKO
 4845 024760 005737 001212 TST INBIT ; TEST RESULT OF XOR
 4846 024764 001403 BEQ 10S
 4847 024766 052737 100000 001220 BIS #BIT15,WORKO
 4848 024774 005337 001206 10S: DEC REPT1 ; DONE WITH WD
 4849 025000 001244 BNE 2S ; NO
 4850 025002 005337 001204 DEC REPT ; DONE WITH SECTOR?
 4851 025006 001404 BEQ 11S ; YES
 4852 025010 062705 000002 ADD #2,R5 ; GET NEXT WD
 4853 025014 011504 MOV (R5),R4 ; GET DATA WD
 4854 025016 000623 BR 1S
 4855 025020 013737 001220 001216 11S: MOV WORKO,WORK ; SAVE CRC WORD IN WORK
 4856 025026 000207 RTS PC ; EXIT

4857
 4858 ;XOR SUBROUTINE

4859
 4860 025030 013703 001216 XXOR: MOV WORK,R3
 4861 025034 043703 001212 BIC INBIT,R3
 4862 025040 043737 001216 001212 BIC WORK,INBIT
 4863 025046 050337 001212 BIS R3,INBIT
 4864 025052 000207 RTS PC

4865
4866
4867
4868
4869
4870
4871
4872
4873
4874

.SBTTL STYPE - TTY TYPEOUT ROUTINE

;THIS ROUTINE IS USE TO TYPE ASCII MESSAGES ON THE TTY. THE
;CALL CAN BE IN ONE OF 3 FORMS: 1) "TYPE ADR" - TYPES THE
;MESSAGE STARTING IN LOCATION "ADR:" 2) "TYPE CHAR" - TYPES
;THE ASCII "CHAR", AND 3) "PRINT <(15)<(12)>MESSAGE" - TYPES
;THE MESSAGE WHICH IS INLINE ASCII. THE FILLER CHARACTER WHICH IS
;TYPED AFTER A LINE FEED IS IN FILCHR AND THE NUMBER OF FILLERS
;IS IN FILCHR+1.

4875	025054	010446		.TYPE:	MOV	R4,-(6)	;SAVE R4
4876	025056	010546			MOV	RS,-(6)	;SAVE RS
4877	025060	017605	000004		MOV	\$4(6),RS	GET ADDRESS TO BE TYPED
4878	025064	032705	177400		BIT	\$177400,RS	IS IT A TYPED?
4879	025070	001002			BNE	1S	NO
4880	025072	016605	000004		MOV	4(6),RS	GET ADDRESS OF CHARACTER
4881	025076	105715		1S:	TSTB	(RS)	TERMINATOR?
4882	025100	001423			BEQ	2S	GET OUT IF SO
4883	025102	122715	000012		CMPB	\$12,(RS)	IS THE CHAR A LINE FEED
4884	025106	001012			BNE	4S	NO - GET OUT
4885	025110	113704	001015		MOVB	FILCHR+1,R4	GET THE FILL COUNT
4886	025114	113777	001014	153702	MOVB	FILCHR,2TPB	TYPE A FILLER
4887	025122	105777	153670		TSTB	ATPS	DONE YET?
4888	025126	100375			BPL	-4	NO - WAIT
4889	025130	005304			DEC	R4	DEC COUNT
4890	025132	001370			BNE	5S	LOOP UNTIL 0
4891	025134	112577	153664	4S:	MOVB	(RS)+,ATPB	LOAD AND TYPE THE CHARACTER
4892	025140	105777	153652		TSTB	ATPS	IS THE PRINTER READY
4893	025144	100375			BPL	-4	WAIT UNTIL IT IS
4894	025146	000753			BR	1S	GET THE NEXT CHARACTER
4895	025150	017646	000004		MOV	\$4(6),-(6)	GET ADDRESS TO BE TYPED
4896	025154	062766	000002	2S:	ADD	\$2,6(6)	ADD 2 TO THE ADDRESS
4897	025162	022666	000004		CMP	(6)+,4(6)	IS IT .+2?
4898	025166	001006			BNE	3S	NO
4899	025170	062705	000002		ADD	\$2,RS	ADD 2 TO THE ADDRESS
4900	025174	042705	000001		BIC	\$1,RS	BACK UP TO AN EVEN BYTE
4901	025200	010566	000004		MOV	RS,4(6)	RESTORE ADDRESS
4902	025204	012605			MOV	(6)+,RS	RESTORE RS
4903	025206	012604			MOV	(6)+,R4	RESTORE R4
4904	025210	000002		3S:	RTI		RETURN

4905

.SBTTL

\$SCOPE - SCOPE LOOP HANDLER

4906

4907

; THIS ROUTINE HANDLES THE ITERATIONS, LOOPING, ERROR
 ; LOOPING, AND THE DISPLAYING OF THE TEST NUMBER.
 ; "SCOPE" IS PLACED BETWEEN EACH SUBTEST IN THE TEST AND
 ; RECORDS THE STARTING ADDRESS OF THE SUBTEST IN "LAD:"

4908

4909

4910

4911

4912	025212	104464			.SCOPE: KBDIN		: GO CHECK FOR !G
4913	025214	032777	000400	153604	BIT	\$SWB,\$SWR	: LOOP ON SPEC. TEST?
4914	025222	001404			BEQ	1\$: NO LOOP ON SPEC. TEST
4915	025224	127737	153576	001000	CMPB	\$SWR,ICNT	: ON RIGHT TEST? #SW7-0*
4916	025232	001453			BEQ	.OVER	: NOT RIGHT TEST
4917	025234	032777	040000	153564	1\$:	BIT	:LOOP ON TEST?
4918	025242	001045			BNE	.KIT	:LOOP ON TEST IS SET
4919	025244	000416			BR	3\$:SKIP - NOP FOR XOR TESTER
4920	025246	013746	000004		MOV	3\$4,-(6)	:PUSH 3\$4 ON STACK
4921	025252	012737	025272	000004	MOV	3\$4 3\$4	:SET FOR TIMEOUT
4922	025260	005737	177060		TST	3\$177060	:ERROR ON XOR?
4923	025264	012637	000004		MOV	(6)+ 3\$4	:POP STACK INTO 3\$4
4924	025270	000422			BR	.SVLAD	:NO ERROR - GO TO NEXT TEST
4925	025272	022625			CMP	(6)+, (6)+	:CLEAR STACK
4926	025274	012637	000004		MOV	(6)+, 3\$4	:POP STACK INTO 3\$4
4927	025300	000426			BR	.KIT	:ERROR - LOOP ON TEST
4928	025302	032777	004000	153516	3\$:	BIT	:KILL ITERATIONS
4929	025310	001012			BNE	\$W11,\$SWR	:YES - KILL ITERATIONS
4930	025312	105737	001001		TSTB	ICNT+1	:FIRST ONE?
4931	025316	001404	025404	001001	BEQ	2\$:BRANCH IF FIRST
4932	025320	123737			CMPB	TIMES,ICNT+1	:DONE?
4933	025325	003013			BGT	.KIT	:BRANCH IF NOT
4934	025330	112737	000001	001001	2\$:	MOVB	:FIRST ITERATION
4935	025336	105237	001000		.SVLAD:	ICNT	:COUNT TEST NUMBERS
4936	025342	011637	001010		INC B	ICNT	:SAVE LOOP ADDRESS
4937	025346	013777	001000	153454	MOV	(6), LAD	:DISPLAY TEST NO. AND ITERATION COUNT
4938	025354	000002			ICNT	,3\$DISPLAY	:RETURN
4939					RTI		
4940	025356	105237	001001		KIT:	ICNT+1	:INC THE ITERATION COUNT
4941	025362	013777	001000	153440	.OVER:	ICNT,3\$DISPLAY	:SET UP DISPLAY
4942	025370	005737	001010		TST	LAD	:FIRST ONE?
4943	025374	001760			BEQ	.SVLAD	:YES
4944	025376	013716	001010		MOV	LAD,(6)	:FUDGE RETURN ADDRESS
4945	025402	000002			RTI		:FIXES PS
4946							
4947	025404	000001			TIMES:	1	:RUN 1 TIMES

4948
4949
4950
4951
4952
4953
4954
4955

.SBTTL SHLT - HLT ROUTINE (ERROR TYPEOUT)

;THIS ROUTINE PRINTS OUT ERROR MESSAGES STARTING WITH THE
;ADDRESS OF THE "HLT". IT ALSO COUNTS THE NUMBER OF ERRORS
;AND HAS THE CAPABILITY OF LOOPING ON ERROR, BELL ON ERROR,
;"HALT" ON ERROR, AND INHIBIT TYPEOUTS. AN OPTIONAL ARGUMENT
;(HLT+3) WILL BE PLACED IN ".HLTCT:" FOR ADDITIONAL TYPEOUTS.

4956	025406	104464		.HLT:	KBDIN		: GO CHECK FOR ↑G
4957	025410	032777	002000	153410	BIT	#SW10,2\$WR	: BELL ON ERROR?
4958	025416	001402			BEQ	15	: NO - SKIP
4959	025420	104402	000007		TYPE	BELL	: RING BELL
4960	025424	005237	001002		INC	ERRORS	: COUNT THE NUMBER OF ERRORS
4961	025430	032777	020000	153370	BIT	#SW13,2\$WR	: SKIP TYPEOUT IF SET
4962	025436	001025			BNE	25	: SKIP TYPEOUTS
4963	025440	104402	025444		TYPE	+2	: ASCIZ <15><12>
4964	025450	011637	001012		MOV	(6),HLTADR	: PUT ADDRESS OF INSTRUCTION ON STACK
4965	025454	162737	000002	001012	SUB	#2,HLTADR	: FUDGE ADDRESS
4966	025462	117737	153324	025544	MOVB	HLTADR,.HLTCT	: GET HLT ARGUMENT
4967	025470	013746	001012		MOV	HLTADR,-(6)	: PUT HLTADR ON STACK
4968	025474	104404			TYPEO	+2	: TYPE STACK IN OCTAL
4969	025476	104402	025502		TYPE		: ASCIZ " "
4970	025506	004737	027214		JSR	PC,RSREG	: GO TO USER ERROR ROUTINE
4971	025512	005777	153310		TST	2\$WR	: HALT ON ERROR
4972	025516	100001			BPL	.+4	: SKIP IF CONTINUE
4973	025520	000000			HALT		: HALT ON ERROR!
4974	025522	032777	001000	153276	BIT	#SW9,2\$WR	: CHECK FOR INHIBIT LOOP ON ERROR
4975	025530	001003			BNE	35	: SKIP IF LOOP ON ERROR
4976	025532	105037	001001		CLRB	ICNT+1	: CLEAR ITERATION COUNT
4977	025536	000002			RTI		: RETURN
4978	025540	000137	025356		35:	JMP	:LOOP ON TEST UNTIL NO ERRORS
4979						.KIT	
4980	025544	000000			.HLTCT:	0	: HLT ARGUMENT

4981 .SBTTL SOCTAL - OCTAL TYPEOUT ROUTINE

4982

4983 ;THIS ROUTINE IS USED TO TYPE AN OCTAL NUMBER ON THE TTY. IT WILL TYPE

4984 ;ALL 6 CHARACTERS, SUPPRESS LEADING ZEROES, OR TYPE THE

4985 ;16 BITS. IT IS CALLED VIA THE TYP0CT, TYPBIT, OR TYP0CS MACRO'S.

4986

4987 025546 012737	170101 025734	.TYPEB: MOV \$170101,.PR	SET BIT FLAG AND 16. CHARACTER COUNT
4988 025554 000411		BR .PTIT	NOW TYPE IT IN BIT FORM
4989 025556 112737	000001 025734	.TYPE0: MOVB \$1,.PR	SET ZERO FILL SWITCH
4990 025564 000402		BR .+6	SKIP
4991 025566 005037	025734	.TYPES: CLR .PR	SUPPRESS LEADING ZERO'S
4992 025572 112737	177772 025735	MOV #6,.PR+1	SET COUNT
4993 025600 010446		.PTIT:	
4994 025602 010546		MOV R4,-(6)	PUSH R4 ON STACK
4995 025604 016605	000010	MOV R5,-(6)	PUSH RS ON STACK
4996 025610 012704	025736	MOV 10(6),R5	GET THE DATA
4997 025614 105014		MOV \$.PR+2,R4	SET POINTER TO FIRST ASCII CHAR.
4998 025616 000411		CLRB (4)	CLEAR FIRST BYTE
5000 025620 105014		BR .PRF	ROTATE FIRST BIT
5001 025622 032737	000100 025734	CLR B (4)	CLEAR BYTE OF CHARACTER
5002 025630 001004		BIT \$100,.PR	BIT TYPING MODE?
5003 025632 006105		BNE .PRF	YES - SKIP 2 ROTATES
5004 025634 106114		ROL R5	ROTATE BIT INTO C
5005 025636 006105		ROLB (4)	PACK IT
5006 025640 106114		ROL R5	ROTATE BIT INTO C
5007 025642 006105		ROLB (4)	PACK IT
5008 025644 106114		ROL R5	ROTATE BIT INTO C
5009 025646 105714		ROL (4)	PACK IT
5010 025650 001402		TSTB (4)	IS IT ZERO?
5011 025652 105237	025734	BEQ .+6	SKIP INC
5012 025656 105737	025734	INC B .PR	SET FILL SWITCH
5013 025662 001402		TSTB .PR	CHECK FILL SWITCH
5014 025664 152724	000060	BEQ .+6	SKIP BITSET
5015 025670 105237	025735	BISB \$.0,(4)+	MAKE INTO ASCII CHAR
5016 025674 001351		INC B .PR+1	INC COUNT
5017 025676 022704	025736	BNE .PR	REPEAT
5018 025702 001002		CMP \$.PR+2,R4	EMPTY BUFFER?
5019 025704 112724	000060	BNE .+6	SKIP IF NOT
5020 025710 105014		MOVB \$.0,(4)+	LOAD 1 ZERO
5021 025712 104402	025736	CLRB (4)	NULL TERMINATOR
5022 025716 012605		TYPE PR+2	TYPE IT
5023 025720 012604		MOV (6)+,R5	POP STACK INTO RS
5024 025722 016666	000002 000004	MOV (6)+,R4	POP STACK INTO R4
5025 025730 012616		MOV 2(6),4(6)	GET RID OF
5026 025732 000C02		MOV (6)+,(6)	DATA WORD
5027		RTI	RETURN
5028 025734 000012		.PR: .BLKW 12	;COUNT, SWITCH, AND OUTPUT BUFFER

5029 .SBTTL SPOWER - POWER DOWN AND UP ROUTINES

5030

5031 ;THIS IS THE POWER FAIL ROUTINE WHICH WILL SAVE ALL

5032 ;THE GENERAL REGISTERS AND USER DEFINED REGISTERS THEN

5033 ;WAIT FOR POWER TO GO DOWN AND BE RESTORED.

5034 ;IF THERE ISN'T ENOUGH TIME FOR SAVING ALL THE REGISTERS,

5035 ;THE PROGRAM WILL HALT AT '.ILLUP'.

5036

5037 025760 012777 026106 000126	.POWER: MOV	\$.ILLUP, J.PUVEC	SET FOR FAST UP
5038 025766 012777 000340 000122	MOV	\$340, J.PUVECS+2	PRI0:7
5039 025774 010046	MOV	R0,-(6)	PUSH R0 ON STACK
5040 025776 010146	MOV	R1,-(6)	PUSH R1 ON STACK
5041 026000 010246	MOV	R2,-(6)	PUSH R2 ON STACK
5042 026002 010346	MOV	R3,-(6)	PUSH R3 ON STACK
5043 026004 010446	MOV	R4,-(6)	PUSH R4 ON STACK
5044 026006 010546	MOV	R5,-(6)	PUSH R5 ON STACK
5045 026010 010637 026112	MOV	SP, SAVR6	SAVE SP
5046 026014 012777 026024 000072	MOV	\$.POWUP, J.PUVEC	SET UP VECTOR
5047 026022 000000	HALT		WAIT FOR PF

5048

5049 026024 013706 026112	.POWUP: MOV	.SAVR6, SP	GET SP
5050 026030 005001	CLR	R1	WAIT LOOP FOR THE TTY
5051 026032 005201	INC	R1	WAIT FOR THE INC
5052 026034 001376	BNE	15	OF WORD
5053 026036 012605	MOV	(6)+, RS	POP STACK INTO RS
5054 026040 012604	MOV	(6)+, R4	POP STACK INTO R4
5055 026042 012603	MOV	(6)+, R3	POP STACK INTO R3
5056 026044 012602	MOV	(6)+, R2	POP STACK INTO R2
5057 026046 012601	MOV	(6)+, R1	POP STACK INTO R1
5058 026050 012600	MOV	(6)+, R0	POP STACK INTO R0
5059 026052 012737 025760 000024	MOV	\$.POWER, J#24	SET UP THE POWER DOWN VECTOR
5060 026060 012737 000340 000026	MOV	\$340, J#26	PRI0:7
5061 026066 104402 026072	TYPE	+2	ASCIZ <15><12>"POWER"
5062 026102 000137 021754	JMP	MULSYS	JMP TO USER ADDRESS

5063

5064 026106 000000	.ILLUP: HALT		THE POWER UP SEQUENCE WAS STARTED
5065 026110 000776	BR	.-2	BEFORE THE POWER DOWN WAS COMPLETE

5066

5067 026112 000000 000026	.SAVR6: 0		PUT THE SP HERE
5068 026114 007024	.PUVEC: 24, 26		POWER UP VECTOR

B2ADEC.P11-D2RSE-C

G1D
BRDOCT = OCTAL INPUT ROUTINE MACYII B7(73B) 26-SEP-76 10:44 PAGE 184

,60TTL BRDOCT = OCTAL INPUT ROUTINE

| THIS ROUTINE CALLS RDIN WHICH TAKES A LINE FROM THE TTY AND CONVERTS
| IT INTO AN OCTAL NUMBER WHICH IS THE FIRST WORD ON THE STACK.

TYPE	OPCODE	OPERAND	COMMENT
000004	MOV	621-621	MOVE THE PG
	MOV	63:6161	PUSH R1 ON STACK
	IN		PUSH R2 ON STACK
000014	MOV	61:6161	READ DATA WORD
000015	CMPB	6,AB	CLEAR COUNT WORD
000060	BREQ	9,AB	TRY 8 BYTE
000067	CHRD	9,AB	OUT IF YES
	GT	7,AB	CHECK FOR 8 OR GREATER
	NEED		ERROR - LESS THAN 0
	OR		CHECK FOR 7 OR LESS
	NEED		ERROR - GREATER THAN 7
	OR		INTO POSITION
	NEED		FIRST BIT
	NEED		SECOND BIT
000014	INC		THIRD BIT
000012	MOV	61:6161	YES HE TYPED SOMETHING
	MOV	61:6161	LOOP
	MOV	61:6161	MOVE THE RESULT
	INC		POP STACK INTO R2
	INC		POP STACK INTO R1
000060	TYPE	46#B	RETURN
000732			+ESC1Z?"?"(16)(12)
000732			+TRY AGAIN

5109

.SBTTL SRDLIN - TTY INPUT ROUTINE

5110
 5111 ;THIS ROUTINE INPUTS A LINE TERMINATED BY A RETURN INTO ADDRESS
 5112 ;INPUT AND RETURNS A LINE FEED. THE BUFFER HAS A NULL TERMINATOR
 5113 ;INSTEAD OF THE RETURN. RUBOUTS ARE HANDLED BY RETYPING
 5114 ;THE LINE. BUFFER OVERFLOW ERRORS LIKE A RUBOUT.
 5115

5116 026252 010546	RDLIN: MOV RS,-(6)	SAVE RS
5117 026254 012705	i\$: MOV #INPUT,R5	GET ADDRESS
5118 026260 022705	2\$: CMP #INPUT+16.,R5	BUFFER FULL?
5119 026264 001423	BEQ 4\$	YES - TYPE "?"
5120 026266 105737	TSTB #177560	WAIT FOR
5121 026272 100375	BPL -4	A CHARACTER
5122 026274 113715	MOV#177562,(5)	GET CHARACTER
5123 026300 142715	BICB #200,(5)	GET RID OF JUNK
5124 026304 122715	CMPB #25,(5)	IS IT A TU
5125 026310 001006	BNE 5\$	BRANCH IF NOT
5126 026312 104402	TYPE +2	ASCIZ "U"(15)(12)
5127 026324 000753	BR i\$	START OVER
5128 026326 122715	CMPB #177,(5)	IS IT A RUBOUT
5129 026332 001005	BNE 3\$	SKIP IF NOT
5130 026334	4\$:	
5131 026334 104402	TYPE +2	ASCIZ "?"(15)(12)
5132 026344 000743	BR i\$	ZAP THE BUFFER AND LOOP
5133 026346 111527	3\$: MOV#177560,(5),#0	SET UP FOR TYPING
5134 026352 104402	TYPE ,3\$+2	ECHO IT
5135 026356 122725	CMPB #15,(5)+	CHECK FOR RETURN
5136 026362 001336	BNE 2\$	LOOP IF NOT RETURN
5137 026364 104402	TYPE 12	TYPE A LINE FEED
5138 026370 012605	MOV {6}+,R5	RESTORE RS
5139 026372 000002	RTI	RETURN
5140		
5141 026374 000020	INPUT: .BLKB 16.	;TTY INPUT AREA

5142 .SBTTL STRAP - TRAP HANDLER

5143

5144 ;THIS ROUTINE DECODES A TRAP CALL AND JUMPS TO THE APPROPRIATE

5145 ;SUBROUTINE. THE CALL IS A "TRAP+N" WHERE N IS A MULTIPLE OF 2.

5146 ;THE "SET" MACRO WILL CREATE THE TABLE NEEDED. IT HAS TO

5147 ;FOLLOW THIS MACRO.

5148

5149 026414 011646	000002	.TRAP: MOV (6)-(6)	GET ADDRESS OF TRAP +2
5150 026416 162716		SUB #2,(6)	MAKE IT ADDRESS OF TRAP
5151 026422 017616	000000	MOV 2(6),(6)	GET TRAP INSTRUCTION
5152 026426 062716	122034	ADD #.TRP+2-TRAP,(6)	GET DATA AND MAKE IT AN OFFSET
5153 026432 013607		MOV 2(6)+,PC	GO TO PROPER SUBROUTINE

5154

5155 026434 025212	.SCOPE	SCOPE = TRAP+0	(104400)
5156 026436 025054	.TYPE	TYPE = TRAP+2	(104402)
5157 026440 025556	.TYPEO	TYPEO = TRAP+4	(104404)
5158 026442 025566	.TYPES	TYPES = TRAP+6	(104406)
5159 026444 026120	.RDOCT	RDOCT = TRAP+10	(104410)
5160 026446 026252	.RDLIN	RDLIN = TRAP+12	(104412)
5161 026450 027016	.CLRDK	CLRDK = TRAP+14	(104414)
5162 026452 027044	.MRDMD	MRDMD = TRAP+16	(104416)
5163 026454 022276	.MRCK	MRCK = TRAP+20	(104420)
5164 026456 022246	.MRCLK	MRCLK = TRAP+22	(104422)
5165 026460 022240	.MRINT	MRINT = TRAP+24	(104424)
5166 026462 022342	.DSCK	DSCK = TRAP+26	(104426)
5167 026464 022324	.MRIND	MRIND = TRAP+30	(104430)
5168 026466 022370	.XBIT	XBIT = TRAP+32	(104432)
5169 026470 022660	.CLKD1	CLKD1 = TRAP+34	(104434)
5170 026472 022734	.CLKD0	CLKD0 = TRAP+36	(104436)
5171 026474 023664	.CLKR1	CLKR1 = TRAP+40	(104440)
5172 026476 024046	.CLKR0	CLKR0 = TRAP+42	(104442)
5173 026500 023510	.RBIT	RBIT = TRAP+44	(104444)
5174 026502 023456	.MCLK1	MCLK1 = TRAP+46	(104446)
5175 026504 023500	.MCLK0	MCLK0 = TRAP+50	(104450)
5176 026506 023256	.MCLKB	MCLKB = TRAP+52	(104452)
5177 026510 027136	.GETSP	GETSP = TRAP+54	(104454)
5178 026512 027176	.SPASS	SPASS = TRAP+56	(104456)
5179 026514 026524	.SUSWR	SUSWR = TRAP+60	(104460)
5180 026516 026726	.CNTLU	CNTLU = TRAP+62	(104462)
5181 026520 026644	.KBDIN	KBDIN = TRAP+64	(104464)
5182 026522 026726	.CNTLU	CNTLU = TRAP+66	(104466)

5183

5185 026524 032737	000001	026642	.SUSWR: BIT	#BIT0,SWI
5186 026532 001037			BNE	XXX
5187 026534 013746	000006		MOV	6,-(SP)
5188 026540 013746	000004		MOV	4,-(SP)
5189 026544 012737	026564	000004	MOV	1\$,.4
5190 026552 022777	177777	152246	CMP	8-1,\$SWR
5191 026560 001402			BEQ	25
5192 026562 000407			BR	35
5193 026564 022626			CMP	(SP)+,(SP)+
5194 026566 012737	000176	001026	1S:	MOV #SWREG,SWR
5195 026574 012737	000174	001030	2S:	MOV #DISPREG,DISPLAY
5196 026602 022737	000176	001026	3S:	CMP #SWREG,SWR
5197 026610 001004			BNE	45 1ST TIME THRU?
				;NO CHANGE STILL 177570

MAINDEC-11-DZRSE-C
DZRSEC.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
STRAP - TRAP HANDLER MACY11 27(732) 25-SEP-76 10:44 PAGE 127

5198	026612	005737	000042		TST	42	: ANY XXDP OR ACT	
5199	026616	001001			BNE	45	: SWR=000000	
5200	026620	104466			CNTLU		: GET INITIAL SETTINGS	
5201	026622	012637	000004	4\$:	MOV	(SP)+,4	: REPLACE 4 FROM STACK	
5202	026626	012637	000006		MOV	(SP)+,6	: REPLACE 6 FROM STACK	
5203	026632	052737	000001	026642	XXX:	BIS	#BIT0,SWI	: SET THE BEENHEREBIT
5204	026640	000002			RTI		: ALL DONE	
5205								
5206	026642	000000			SWI:	0		
5207								
5208								
5209								
5210	026644	005737	000042		.KBDIN:	TST	42	: GOT XXDP OR ACT
5211	026650	001057			BNE	OKT	: YES, GET OUT	
5212	026652	022737	000176	001026	CMP	#SWREG,SWR	: GOT SWITCH-LESS MACHINE?	
5213	026660	001053			BNE	OKT	: NO GET OUT	
5214	026662	105777	152132		TSTB	JTKS	: HAVE A CHARACTER	
5215	026666	100050			BPL	OKT	: NO GET OUT	
5216	026670	017737	152126	027012	MOV	JTKB,.MSG		
5217	026676	042737	177600	027012	BIC	#177600,.MSG	: STRIP OFF GARBAGE	
5218	026704	122737	000007	027012	CMPB	#7,.MSG	: DO WE HAVE A TG	
5219	026712	001036			BNE	OKT	: NO GET OUT	
5220	026714	104402	026720		TYPE	,.+2	: ASCIZ <15><12>"TG"	
5221	026726	104402	026732		.CNTLU:	TYPE	+2	: ASCIZ <15><12>"SWR= "
5222	026726	013746	000176		MOV	SWREG,-(6)	: PUT SWREG ON STACK	
5223	026742	104404			TYPEO		: TYPE STACK IN OCTAL	
5224	026746	104402	026754		TYPE	,.+2	: ASCIZ " NEW= "	
5225	026750	104410			RDOCT			
5226	026770	012637	027012		MOV	(SP)+,.MSG	: GET NEW VALUE OFF STACK	
5227	026774	005737	027014		TST	CTN	: DID HE TYPE <CR> OF 000000?	
5228	027000	001403			BEQ	OKT	: DONT CHANGE IF <CR>	
5229	027002	013737	027012	000176	MOV	.MSG,SWREG	: CHANGE VALUE OF SWREG	
5230	027010	000002			OKT:	RTI	: ALL DONE-EXIT	
5231					MSG:	0		
5232					CTN:	0		
5233	027012	000000						
5234	027014	000000						
5235								

5236 027016 012777 000040 152056 ;CLEAR ALL DISK REGISTERS
 5237 027024 013777 001162 152050 .CLRDK: MOV #40, JRSCS2
 5238 027032 005037 001176 UNNUM, JRSCS2 ;CLEAR ALL DSK REG
 5239 027036 005037 001200 CLR MCCNT ;GET UNIT NUMBER
 5240 027042 000002 CLR MCCNT+2 ;CLEAR MAINT CLOCK COUNT
 5241 RTI
 5242
 5243 027044 012777 000001 152052 .MRDMD: MOV #1, JRSMR ;PUT DRIVE INTO MAINT MODE
 5244 027052 000002 RTI
 5245
 5246 027054 005037 001216 WAITRY: CLR WORK ;CLEAR COUNTER
 5247 027060 105777 152014 1S: TSTB JRSCS1 ;TEST READY
 5248 027064 100406 BMI 2S ;OK CONT
 5249 027066 005237 001216 INC WORK ;UPDATE COUNTER
 5250 027072 005737 001216 TST WORK ;DONE YET?
 5251 027076 001403 BEQ 3S ;READY DID NOT COME UP
 5252 027100 000767 BR 1S ;CONTINUE WAITING
 5253 027102 062716 000002 2S: ADD #2, (SP) ;UPDATE RETURN PC
 5254 027106 000207 3S: RTS PC ;RETURN
 5255
 5256 ;ROUTINE TO SHIFT COMPLETE DATA TABLE ONE BIT
 5257 ;TO THE LEFT. CARRIES BIT 15 IF ONE RVD TO BIT 0 OF THE NEXT WORD
 5258
 5259 027110 012702 030114 MDATA: MOV \$INBUF, R2 ;GET LEFT ADDRESS OF
 5260 027114 062702 000442 ADD #442, R2 ;DATA TABLE
 5261 027120 012703 000220 MOV #220, R3 ;SETUP COUNTER FOR 200 WORDS
 5262 027124 000241 CLC ;CLEAR CARRY
 5263 027126 006142 1S: ROL -(R2) ;SHIFT DATA PATTERN
 5264 027130 005303 DEC R3 ;DO ALL
 5265 027132 001375 BNE 1S ;WORDS
 5266 027134 000207 RTS PC
 5267 027136 012737 001001 001204 .GETSP: MOV #1001, REPT ;SETUP COUNTER
 5268 027144 104430 MRIND ;SEND INDEX PULSE TO MR REG
 5269 027146 104422 1S: MRCLK ;CLOCK MR
 5270 027150 005337 001204 DEC REPT ;TO REACH
 5271 027154 001374 BNE 1S ;SECTOR PULSE
 5272 027156 032777 000400 151740 BIT #400, JRSMR ;DID SECTOR PULSE SET?????
 5273 027164 001401 BEQ 2S ;YES
 5274 027166 000002 RTI ;NO REPORT ERROR
 5275 027170 062716 000002 2S: ADD #2, (SP) ;UPDATE RETURN ADDR
 5276 027174 000002 RTI
 5277
 5278 027176 104422 .SPASS: MRCLK ;CLOCK PAST SECTOR PULSE
 5279 027200 104422 MRCLK
 5280 027202 005037 CLR MCCNT ;RESET MAINT CLOCK COUNTERS
 5281 027206 005037 CLR MCCNT+2
 5282 027212 000002 RTI

5283 ;ERROR TYPTXTOUT ROUTINE

5284

5285 027214 005737 025544 RSREG: TST .HLTCT ;SHOULD WE TYPTXT GOOD AND BAD
5286 027220 001022 BNE 8S ;NO
5287 027222 104402 027226 TYPE +2 ;ASCIZ " BAD="
5288 027234 010046 MOV BAD,-(6) ;PUT BAD ON STACK
5289 027236 104404 TYPEO ;TYPE STACK IN OCTAL
5290 027240 104402 027244 TYPE +2 ;ASCIZ " GOOD="
5291 027254 010146 MOV GOOD,-(6) ;PUT GOOD ON STACK
5292 027256 104404 TYPEO ;TYPE STACK IN OCTAL
5293 027260 000402 BR 8S ;TYPEOUT REGISTERS
5294 027262 000137 JMP PTDONE ;GET OUT

5295 027266 104402 027272 8S:
5296 027300 017746 151574 TYPE +2 ;ASCIZ " CS1="

5297 027304 104404 TYPEO &RSCS1,-(6) ;PUT &RSCS1 ON STACK
5298 027306 104402 027312 1S:
5300 027320 017746 151570 TYPE +2 ;ASCIZ " ER="

5301 027324 104404 TYPEO &RSER,-(6) ;PUT &RSER ON STACK
5302 027326 104402 027332 2S:
5303 027340 017746 151536 TYPE +2 ;ASCIZ " CS2="

5305 027344 104404 TYPEO &RSCS2,-(6) ;PUT &RSCS2 ON STACK
5306 027346 032737 000200 025544 TYPEO ;TYPE STACK IN OCTAL
5307 027348 001076 BIT #200,.HLTCT ;TYPTXT SECOND SET ?
5308 027354 032737 000100 025544 BNE SEEC ;YES
5309 027356 001410 BEQ #AS,.HLTCT ;TYPTXT ER ?
5310 027364 104402 027372 TYPE +2 ;NO
5311 027400 017746 151512 MOV &RSAS,-(6) ;ASCIZ " AS="

5312 027404 104404 TYPEO ;PUT &RSAS ON STACK
5313 027406 032737 000020 025544 3S:
5314 027414 001410 BIT #BA,.HLTCT ;TYPE STACK IN OCTAL
5315 027416 104402 027422 BEQ 4S ;TYPTXT BUS ASSRESS
5316 027430 017746 151452 TYPE +2 ;NO
5317 027434 104404 MOV &RSBA,-(6) ;ASCIZ " BA="

5318 027436 032737 000004 025544 4S:
5319 027444 001410 BIT #DA,.HLTCT ;PUT &RSBA ON STACK
5320 027446 104402 027452 BEQ 5S ;TYPE STACK IN OCTAL
5321 027460 017746 151424 TYPE +2 ;TYPTXT DA ?
5322 027464 104404 MOV &RSDA,-(6) ;NO
5323 027466 032737 000010 025544 5S:
5324 027474 001410 BIT #WC,.HLTCT ;ASCIZ " DA="

5325 027476 104402 027502 BEQ 6S ;PUT &RSDA ON STACK
5326 027510 017746 151370 TYPE +2 ;TYPE STACK IN OCTAL
5327 027514 104404 MOV &RSWC,-(6) ;TYPTXT WC?
5328

5329	027516	032737	000040	025544	6\$:	BIT	#DS,.HLTCT	DRIVE STATUS
5330	027524	001475				BEQ	PTDONE	NO
5331	027526	104402	027532			TYPE	.+2	.ASCIZ " DS="
5332	027540	017746	151346			MOV	RSDS,-(6)	PUT RSDS ON STACK
5333	027544	104404				TYPEO		TYPE STACK IN OCTAL
5334	027546	000137	027720			JMP	PTDONE	GET OUT
5335	027552	042737	000200	025544	SEEC:	BIC	#200,.HLTCT	CLEAR COMMON BIT
5336	027560	032737	000240	025544		BIT	#DT,.HLTCT	TYPTXT DRIVE TYPE?
5337	027566	001410				BEQ	95	NO
5338	027570	104402	027574			TYPE	.+2	.ASCIZ " DT="
5339	027602	017746	151320			MOV	RSDT,-(6)	PUT RSDT ON STACK
5340	027606	104404				TYPEO		TYPE STACK IN OCTAL
5341	027610	032737	000210	025544	9\$:	BIT	#DB,.HLTCT	TYPTXT DATA BUFFER
5342	027616	001410				BEQ	10S	NO
5343	027620	104402	027624			TYPE	.+2	.ASCIZ " DB="
5344	027632	017746	151264			MOV	RSDB,-(6)	PUT RSDB ON STACK
5345	027636	104404				TYPEO		TYPE STACK IN OCTAL
5346	027640	032737	000220	025544	10\$:	BIT	#MR,.HLTCT	TYPTXT MN?
5347	027646	001410				BEQ	11S	NO
5348	027650	104402	027654			TYPE	.+2	.ASCIZ " MR="
5349	027662	017746	151236			MOV	RSMR,-(6)	PUT RSMR ON STACK
5350	027666	104404				TYPEO		TYPE STACK IN OCTAL
5351	027670	032737	000204	025544	11\$:	BIT	#LA,.HLTCT	TYPTXT LA?
5352	027676	001410				BEQ	PTDONE	NO
5353	027700	104402	027704			TYPE	.+2	.ASCIZ " LA="
5354	027712	017746	151202			MOV	RSLA,-(6)	PUT RSLA ON STACK
5355	027716	104404				TYPEO		TYPE STACK IN OCTAL
5356	027720	052737	100000	001170	PTDONE:	BIS	#BIT15,ONCEE	SET FORND ERROR FLAG
5357	027726	032737	000040	001170		BIT	#BITS,ONCEE	
5358	027734	001466				BEQ	1S	
5359	027736	104402	027742			TYPE	.+2	.ASCIZ <15><12>"MAINT CLOCK COUNT "
5360	027770	013737	001176	001230		MOV	MCCNT,WORK4	GET MAINT CLOCK COUNT
5361	027776	013737	001200	001224		MOV	MCCNT+2,WORK2	CAL NUMBERS FOR DOUBLE PRECISION
5362	030004	006137	001224			ROL	WORK2	
5363	030010	006137	001230			ROL	WORK4	
5364	030014	000241				CLC		
5365	030016	013746	001230			MOV	WORK4,-(6)	PUT WORK4 ON STACK
5366	030022	104406				TYPES		TYPE STACK IN OCTAL - SUPRESS
5367	030024	012737	000005	001232	2\$:	MOV	#5,WORK5	
5368	030032	005037	001234			CLR	WORK6	
5369	030036	006137	001224			ROL	WORK2	
5370	030042	006137	001234			ROL	WORK6	
5371	030046	006137	001224			ROL	WORK2	
5372	030052	006137	001234			ROL	WORK6	
5373	030056	006137	001224			ROL	WORK2	
5374	030062	006137	001234			ROL	WORK6	
5375	030066	013746	001234			MOV	WORK6,-(6)	PUT WORK6 ON STACK
5376	030072	104406				TYPES		TYPE STACK IN OCTAL - SUPRESS
5377	030074	005337	001232			DEC	WORK5	
5378	030100	001354				BNE	2S	
5379	030102	104402	030106		1\$:	TYPE	.+2	.ASCIZ <15><12>
5380	030112	000207				RTS	PC	
5381	030114	000300				INBUF:	.BLKW	300
5382	030714	000300				OUTBUF:	.BLKW	300

5383 :THIS ROUTINE IS FOR PROGRAMMERS ONLY !!!!!!!THIS ROUTINE IS USED TO "DETERMINE" A
 5384 :SO THAT A 1 CAN BE ROTATED THROUGH THE CRC REGISTER BY ROTATING THE DATA PATTERN

5385 031514 012737 000040 001144	CRCAL: MOV #40, FLAG2	
5386 031522 012706 000500	MOV #500, SP	
5387 031526 005037 001226	CLR WORK3	
5388 031532 012702 030114	MOV #INBUF, R2	
5389 031536 012701 000221	MOV #145., R1	
5390 031542 005022	1\$: CLR (R2)+	;CLEAR DATA BUFFER
5391 031544 005301	DEC R1	
5392 031546 001375	BNE 1\$	
5393 031550 012737 000401 001226	MOV #401, WORK3	;START WITH A NUMBER OF 401
5394 031556 012702 030114	3\$: MOV #INBUF, R2	
5395 031562 062702 000100	ADD #100, R2	
5396 031566 062737 000003 001226	ADD #3, WORK3	
5397 031574 013712 001226	MOV WORK3, (R2)	;PUT NUMBER INTO BUFFER
5398 031600 012701 001001	2\$: MOV #513., R1	;513=32 WORDS X 16 BITS
5399 031604 005301	6\$: DEC R1	
5400 031606 001763	BEQ 3\$	
5401 031610 012700 000040	MOV #40, R0	
5402 031614 012702 030114	MOV #INBUF, R2	
5403 031620 062702 000102	ADD #102, R2	
5404 031624 000241	CLC	
5405 031626 006142	5\$: ROL -(R2)	
5406 031630 005300	DEC R0	
5407 031632 001375	BNE 5\$	
5408 031634 004737 024430	JSR PC, GENCRC	
5409 031640 022737 000001 001216	CMP #1, WORK	
5410 031646 001013	BNE 4\$	
5411 031650 104402 031654	TYPE .+2	;.ASCIZ <15><12>"CRC= "
5412 031664 013746 001216	MOV WORK, -(6)	;PUT WORK ON STACK
5413 031670 104404	TYPEO	;TYPE STACK IN OCTAL
5414 031672 004737 031736	JSR PC, TABTYP	
5415 031676 022737 000002 001216	CMP #2, WORK	
5416 031704 001337	BNE 6\$	
5417 031706 104402 031712	TYPE .+2	;.ASCIZ <15><12>"CRC= "
5418 031722 013746 001216	MOV WORK, -(6)	;PUT WORK ON STACK
5419 031726 104404	TYPEO	;TYPE STACK IN OCTAL
5420 031730 004737 031736	JSR PC, TABTYP	
5421 031734 000723	BR 6\$	
5422 031736 012702 030114	TABTYP: MOV #INBUF, R2	
5423 031742 012705 000220	MOV #220, R5	
5424 031746 012737 000004 001204	MOV #4, REPT	
5425 031754 012246	1\$: MOV (R2)+, -(6)	;PUT (R2)+ ON STACK
5426 031756 104404	TYPEO	;TYPE STACK IN OCTAL
5428 031760 104402 000040	TYPE .40	
5429 031764 005305	DEC R5	
5430 031766 001410	BEQ 3\$	
5431 031770 005337 001204	DEC REPT	
5432 031774 001367	BNE 1\$	
5433 031776 104402 032002	TYPE .+2	;.ASCIZ <15><12>
5434 032006 000757	BR 2\$	
5435 032010 000207	RTS PC	
5436	.END	
5437 000001		

B11

MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 133
DZRSEC.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

C11

MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 134
DZRSEC.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

E11

MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 136
DZRSEC.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

F11

MAINDEC-11-DZRSE-C
DZRSEC.P11 CRO

**RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
TEST REFERENCE TABLE -- USER SYMBOLS**

MACY11 27(732) 25-SEP-76 10:44 PAGE 137

G11

MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 138
DZRSEC.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

H11

MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 139
DZRSEC.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 141
 DZRSEC.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

SW12	= 010000	785#	4367	4369
SW13	= 020000	784#	4961	
SW14	= 040000	783#	4917	
SW15	= 100000	782#		
SW8	= 000400	790#	4912	4913
SW9	= 001000	789#	4974	
TABTYP	031736	5414	5420	5422#
TBDIA	021362	4314	4332#	
TIMES	025404	1112	1113*	1237*
TIMSV	001172	938#	1112*	1237
TKB	001022	855#	5216	
TKS	001020	854#	5214	
TPB	001024	856#	4886*	4891*
TPS	001016	853#	4887	4892
TRE	= 040000	908#	1534	
TRMR	022173	2394	2445	
TRY	002016	1046#	1050	
TRYNX	002352	1059	1066	1086#
TSTEVB	022704	4510	4513	4360
TST1	002606	1117#		
TST10	003646	1316#		
TST11	003672	1325#		
TST12	003754	1341#		
TST13	004006	1355#		
TST14	004032	1362#		
TST15	004114	1378#		
TST16	004146	1392#		
TST17	004172	1399#		
TST2	003030	1181#		
TST20	004234	1412#		
TST21	004256	1418#		
TST22	004300	1424#		
TST23	004324	1431#		
TST24	004362	1441#		
TST25	004410	1448#		
TST26	004446	1456#		
TST27	004504	1467#		
TST3	003252	1232#		
TST30	004556	1480#		
TST31	004622	1492#		
TST32	004672	1504#		
TST33	004744	1519#		
TST34	005046	1546#		
TST35	005154	1570#		
TST36	005326	1616#		
TST37	005442	1655#		
TST4	003344	1250#		
TST40	005534	1674#		
TST41	006270	1852#		
TST42	007044	2027#		
TST43	007566	2114#		
TST44	007756	2154#		
TST45	010330	2209#		
TST46	010512	2259#		
TST47	011050	2366#		
TST5	003372	1262#		

K11

MAINDEC-11-DZRSE-C
DZRSEC.P11 CROSS RE

**RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
REFERENCE TABLE -- USER SYMBOLS**

MACY11 27(732) 25-SEP-76 10:44 PAGE 142

MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 143
DZRSEC.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

MAINDEC-11-DZRSE-C
DZRSEC.P11 CRO

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC REFERENCE TABLE -- USER SYMBOLS

MACY11 27(732) 25-SEP-76 10:44 PAGE 144

M11

MAINDEC-11-DZRSE-C RS11-R503 MAINTENANCE MODE DIAGNOSTIC
DZRSEC.P11 CROSS REFERENCE TABLE -- MACRO NAMES

N11
MACY11 27(732) 25-SEP-76 10:44 PAGE 146

B12

MAINDEC-II-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 147
DZRSEC.P11 CROSS REFERENCE TABLE -- MACRO NAMES

STYPED 18
SUMMR 18

MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
DZRSEC.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

ADC	4365	4425	4597	4631	4675	2094	2917	3026	3250	3447	3641	4104	4364	4424	4430	
ADD	1797	1799	1829	1831	1974	4523	4541	4551	4596	4630	4644	4674	4700	4725	4852	4896
ASL	1088															
BCC	1315	1353	1390													
BCS	1089	1624	1630	1640	1649	2596	2674	2918	3153	3505	3705	3799	3955			
BEG	1002	1008	1021	1035	1048	1059	1062	1064	1078	1132	1136	1141	1146	1152	1158	
	1164	1170	1176	1196	1200	1205	1211	1217	1222	1227	1240	1244	1248	1256	1266	
	1270	1276	1280	1285	1293	1297	1301	1312	1323	1331	1335	1339	1350	1360	1368	
	1372	1376	1387	1397	1405	1409	1416	1422	1429	1439	1446	1454	1462	1473	1477	
	1489	1497	1501	1509	1513	1529	1532	1536	1541	1556	1563	1568	1583	1588	1591	
	1594	1603	1614	1637	1645	1668	1701	1733	1796	1801	1822	1824	1835	1847	1891	
	1912	1923	1935	1947	1955	1959	1961	1979	1989	2001	2012	2019	2057	2070	2079	
	2087	2096	2098	2100	2102	2104	2106	2108	2128	2132	2143	2147	2169	2182	2190	
	2197	2227	2247	2251	2254	2354	2358	2361	2393	2401	2406	2410	2414	2444	2452	
	2457	2461	2465	2498	2506	2512	2516	2546	2553	2559	2563	2608	2612	2617	2621	
	2628	2877	2880	3077	3080	3083	3096	3098	3102	3302	3305	3308	3499	3502	3693	
	3696	3699	3732	3744	3750	3754	3759	3773	3803	3810	3816	3823	3858	3863	3867	
	3872	3877	3899	3904	3908	3914	3918	4165	4168	4171	4174	4257	4260	4265	4268	
	4349	4370	4451	4531	4651	4659	4680	4684	4686	4693	4707	4711	4718	4731	4750	
	4786	4799	4819	4827	4833	4840	4846	4851	4882	4914	4916	4931	4943	4958	5010	
	5013	5085	5119	5191	5229	5251	5273	5310	5315	5320	5325	5330	5337	5342	5347	
	5352	5358	5400	5430												
BGT	4933	5087														
BHIS	4758															
BIC	808	997	999	1000	1057	1084	1437	1452	1460	1539	1825	1865	1971	1972	1976	
	1987	2039	2066	2073	2083	2091	2118	2135	2150	2166	2188	2205	2373	2478	2813	
	2897	3090	3132	3327	3524	3789	3808	3814	3820	3890	4095	4456	4458	4466	4467	
	4499	4534	4653	4660	4687	4703	4712	4753	4761	4766	4771	4774	4777	4817	4831	
BICB	5123															
BIS	805	1009	1111	1483	1486	1527	1553	1580	1686	1828	1864	1969	1993	2062	2071	
	2081	2088	2139	2203	2219	2268	2280	2325	2605	2638	2703	2790	2808	2812	2896	
	2957	3020	3131	3181	3244	3326	3364	3383	3445	3523	3559	3577	3639	3742	3771	
	3804	3811	3817	3895	3984	4071	4089	4094	4302	4317	4342	4359	4393	4479	4498	
	4515	4518	4532	4536	4646	4676	4681	4682	4691	4696	4702	4708	4709	4716	4721	
BISB	4732	4748	4820	4828	4834	4841	4847	4863	5203	5356						
BIT	5014															
	1001	1054	1058	1069	1075	1077	1086	1092	1096	1163	1199	1216	1221	1445	1535	
	1593	1605	1823	1960	1967	2040	2123	2173	2201	2592	2620	2635	2801	2803	2882	
	3018	3099	3112	3242	3333	3443	3530	3637	3731	3796	4082	4084	4289	4348	4366	
	4384	4391	4450	4454	4460	4464	4471	4475	4492	4496	4549	4648	4650	4658	4679	
	4683	4692	4706	4710	4717	4739	4741	4785	4798	4806	4826	4839	4878	4913	4917	
	4928	4957	4961	4974	5001	5185	5272	5307	5309	5314	5319	5324	5329	5336	5341	
BLOS	5346	5351	5357													
BLT	1015	4744	4747	4809												
BMI	5089															
BNE	4307	4322	5248													
	1029	1055	1066	1068	1070	1076	1087	1093	1097	1558	1578	1606	1663	1720	1749	
	1762	1776	1812	1839	1843	1894	1926	1950	1968	2004	2041	2124	2174	2202		
	2240	2290	2303	2315	2335	2593	2636	2682	2713	2738	2764	2802	2804	2806	2811	
	2823	2844	2883	2925	2941	2967	2991	3017	3019	3063	3100	3113	3160	3191	3216	
	3241	3243	3287	3334	3350	3356	338	3393	3417	3442	3444	3484	3531	3545	3551	
	3562	3587	3611	3636	3638	3678	3739	3797	3962	3994	4019	4045	4083	4085	4087	
	4092	4110	4130	4203	4217	4219	4245	4290	4296	4309	4324	4340	4367	4385	4392	

D12

MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 10:44 PAGE 150
DZRSEC.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

4432	4444	4455	4461	4465	4472	4474	4476	4483	4497	4510	4513	4522	4540	4550
4643	4649	4689	4695	4699	4714	4720	4724	4740	4742	4752	4760	4764	4773	4776
4807	4849	4879	4884	4890	4898	4918	4929	4962	4975	5002	5016	5018	5052	5125
5129	5136	5186	5197	5199	5211	5213	5219	5265	5271	5286	5308	5378	5392	5407
5410	5416	5432												
2874	4312	4327	4347	4354	4888	4893	4972	5121	5215					
809	1023	1050	1085	1091	1104	1604	1625	1641	1798	1827	1830	1970	1973	2176
2597	2633	2676	2920	3031	3118	3155	3255	3452	3646	3825	3957	4159	4314	4352
4480	4533	4553	4654	4661	4671	4745	4762	4765	4813	4854	4894	4919	4924	4927
4988	4990	4999	5065	5099	5108	5127	5132	5192	5252	5293	5421	5434		
1308	1346	1383	1620	1633	3703	4484	4803	5262	5364	5404				
995	996	998	1017	1045	1095	1254	1283	1321	1358	1395	1427	1444	1549	1560
1574	1585	1599	1738	1866	1867	2017	2085	2437	2540	2589	2601	2669	2671	2904
2913	2915	2939	3002	3148	3150	3226	3348	3354	3365	3427	3543	3549	3560	3621
3950	3952	4229	4382	4383	4459	4462	4481	4493	4508	4647	4655	4662	4668	4729
4790	4802	4810	4814	4825	4838	4991	5050	5080	5081	5239	5240	5246	5280	5281
5368	5387	5390												
1484	4976	4998	5000	5020										
1014	1028	1034	1061	1063	1065	1131	1135	1140	1169	1195	1226	1239	1243	1247
1255	1265	1269	1275	1279	1284	1292	1296	1300	1311	1330	1334	1338	1349	1367
1371	1375	1386	1404	1408	1415	1421	1438	1453	1461	1472	1476	1488	1496	1500
1508	1512	1528	1531	1540	1555	1562	1567	1577	1582	1587	1590	1602	1613	1636
1644	1666	1667	1795	1800	1821	1834	1846	1890	1911	1922	1934	1946	1954	1958
1978	1988	2000	2011	2018	2056	2069	2078	2086	2095	2097	2099	2101	2103	2105
2107	2131	2146	2168	2181	2189	2196	2226	2246	2253	2353	2360	2392	2400	2405
2413	2443	2451	2456	2464	2497	2505	2515	2545	2552	2562	2607	2611	2625	2879
3076	3082	3097	3103	3117	3301	3307	3498	3692	3698	3743	3749	3753	3758	3772
3802	3809	3815	3857	3862	3866	3875	3898	3903	3907	3913	4164	4167	4170	4173
4256	4259	4267	4431	4443	4521	4539	4685	4694	4698	4719	4723	4743	4746	4749
4751	4757	4759	4763	4772	4775	4808	4897	4925	5017	5118	5190	5193	5196	5212
5409	5415													
1007	4883	4915	4932	5084	5086	5088	5124	5128	5135	5218				
1022	1047	1557	1662	1719	1748	1761	1775	1811	1838	1842	1893	1925	1949	1981
2003	2239	2289	2302	2314	2334	2681	2712	2737	2763	2805	2810	2822	2843	2924
2940	2956	2990	3016	3062	3095	3101	3159	3190	3215	3240	3286	3349	3355	3366
3392	3416	3441	3483	3544	3550	3561	3586	3610	3635	3677	3736	3961	3993	4018
4044	4086	4091	4109	4129	4202	4216	4218	4244	4295	4308	4323	4339	4487	4665
4688	4713	4848	4850	4889	5264	5270	5377	5391	5399	5406	5429	5431		
814														
792	1033	1103	4973	5047	5064									
1049	1090	1575	1586	1600	1931	1956	2594	4738	4960	5051	5098	5249		
4935	4940	5011	5015											
802	806	1003	1041	1106	1665	1990	1994	2109	2204	2884	3507	3707	4291	4334
4360	4374	4386	4387	4978	5062	5294	5334							
2129	2133	2144	2148	2184	2192	2199	2814	3022	3246	3506	3702	3706	4101	4372
4519	4537	4554	4672	4816	4830	4843	4970	5408	5414	5420				
988	989	990	991	992	993	994	1013	1016	1024	1025	1026	1027	1036	1037
1044	1046	1051	1052	1053	1060	1072	1081	1094	1098	1102	1105	1112	1113	1118
1119	1120	1121	1122	1123	1124	1125	1126	1134	1183	1184	1185	1186	1187	1188
1189	1190	1191	1192	1193	1194	1198	1237	1238	1242	1246	1253	1268	1271	1272
1274	1278	1282	1287	1291	1295	1299	1307	1309	1310	1320	1329	1333	1337	1345
1347	1348	1357	1366	1370	1374	1382	1384	1385	1394	1403	1414	1420	1426	1435
1436	1443	1450	1451	1458	1459	1470	1482	1485	1487	1494	1506	1524	1525	1526
1534	1538	1550	1551	1552	1554	1561	1565	1566	1576	1579	1581	1589	1601	1611
1612	1621	1622	1626	1628	1634	1635	1642	1643	1657	1658	1659	1660	1661	1710
1739	1752	1766	1808	1809	1832	1833	1840	1844	1845	1881	1909	1910	1919	1920

MAINDEC-11-DZRSE-C
DZRSEC.P11 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

1921	1932	1933	1941	1942	1944	1945	1957	1977	1986	1991	1992	1996	1998	1999	
2009	2010	2016	2042	2053	2054	2055	2059	2060	2067	2068	2076	2077	2084	2125	
2126	2140	2141	2164	2165	2167	2172	2175	2177	2178	2179	2180	2186	2187	2194	
2195	2225	2228	2229	2234	2249	2279	2300	2304	2309	2324	2356	2378	2379	2386	
2390	2391	2429	2430	2441	2442	2483	2484	2491	2495	2496	2532	2533	2543	2544	
2584	2588	2590	2598	2599	2600	2604	2624	2630	2631	2653	2655	2668	2670	2675	
2677	2679	2680	2686	2687	2688	2702	2728	2754	2783	2784	2785	2809	2816	2818	
2819	2821	2834	2912	2914	2919	2921	2922	2923	2934	2935	2936	2937	2938	2956	
2981	2995	2996	3003	3005	3006	3021	3024	3025	3027	3028	3030	3053	3091	3092	
3093	3094	3104	3105	3106	3107	3109	3110	3111	3115	3139	3147	3149	3154	3156	
3157	3158	3164	3165	3166	3180	3206	3219	3220	3227	3229	3230	3245	3248	3249	
3251	3252	3254	3277	3324	3335	3346	3347	3351	3352	3353	3359	3360	3361	3362	
3363	3382	3407	3420	3421	3428	3430	3431	3446	3448	3449	3451	3473	3521	3532	
3541	3542	3546	3547	3548	3554	3555	3556	3557	3558	3576	3601	3614	3615	3622	
3624	3625	3640	3642	3643	3645	3667	3725	3726	3728	3729	3730	3735	3740	3741	
3760	3761	3769	3770	3790	3791	3800	3801	3840	3841	3848	3855	3856	3896	3933	
3935	3936	3937	3949	3951	3956	3958	3959	3960	3965	3966	3967	3968	3969	3983	
4009	4035	4064	4065	4066	4090	4100	4103	4105	4106	4108	4120	4188	4194	4195	
4196	4199	4200	4201	4205	4210	4211	4212	4213	4214	4215	4235	4292	4294	4300	
4301	4303	4304	4305	4316	4318	4319	4320	4338	4341	4343	4344	4345	4369	4395	
4399	4422	4423	4428	4429	4437	4438	4440	4441	4452	4457	4468	4470	4478	4517	
4520	4535	4538	4547	4548	4594	4595	4629	4636	4645	4652	4656	4673	4677	4678	
4690	4697	4704	4705	4715	4722	4784	4787	4788	4789	4797	4800	4801	4815	4821	
4829	4842	4853	4855	4860	4875	4876	4877	4880	4895	4901	4902	4903	4920	4921	
4923	4926	4936	4937	4941	4944	4964	4967	4987	4994	4995	4996	4997	5022	5023	
5024	5025	5037	5038	5039	5040	5041	5042	5043	5044	5045	5046	5049	5053	5054	
5055	5056	5057	5058	5059	5060	5074	5075	5076	5077	5078	5082	5100	5101	5102	
5103	5116	5117	5138	5149	5151	5153	5187	5188	5189	5194	5195	5201	5202	5216	
5223	5227	5230	5237	5238	5243	5259	5261	5267	5288	5291	5297	5301	5305	5312	
5317	5322	5327	5332	5339	5344	5349	5354	5360	5361	5365	5367	5375	5385	5386	
5388	5389	5393	5394	5397	5398	5401	5402	5412	5418	5422	5423	5424	5426		
MOV8	1407	1471	1475	1495	1499	1507	1511	2619	4885	4886	4891	4934	4966	4989	4992
NOP	5019	5083	5122	5133											
RESET	3737	3738	4157	4176	4356										
ROL	1127	1264	4371												
	1019	1314	1352	1389	1623	1629	1639	1648	2595	2673	2917	3152	3504	3704	3798
	3954	4485	4486	4494	4495	4552	4663	4664	4669	4670	4804	4805	4811	4812	5003
	5005	5007	5093	5094	5095	5096	5097	5263	5362	5363	5369	5370	5371	5372	5373
ROLB	5374	5405													
ROR	5004	5006	5008												
RTI	4420	4426	4434	4439	4446	4469	4488	4500	4524	4542	4598	4632	4637	4657	4666
	4701	4726	4904	4938	4945	4977	5026	5104	5139	5204	5231	5241	5244	5274	5276
RTS	5282														
	4397	4401	4556	4560	4562	4564	4566	4568	4570	4572	4574	4576	4578	4580	4582
	4584	4586	4588	4590	4733	4754	4767	4778	4856	4864	5254	5266	5380	5435	
SEC	1018	1627	1647	2672	2916	3151	3953								
SUB	1826	1975	2820	3004	3029	3228	3253	3429	3450	3623	3644	4107	4965	5150	
TRAP	5152	5155	5156	5157	5158	5159	5160	5161	5162	5163	5164	5165	5166	5167	5168
TST	5169	5170	5171	5172	5173	5174	5175	5176	5177	5178	5179	5180	5181	5182	
	1020	1067	1145	1151	1157	1175	1204	1210	1322	1359	1396	1428	1700	1732	2127
	2142	2250	2357	2409	2460	2511	2558	2591	2616	2873	2876	3079	3304	3501	3695
	3822	3871	3917	4264	4311	4326	4353	4473	4509	4512	4530	4642	4730	4818	4832
TSTB	4845	4922	4942	4971	5198	5210	5228	5250	5285						
.ASCIZ	4306	4321	4346	4881	4887	4892	4930	5009	5012						

MAINDEC-11-DZRSE-C
DZRSEC.P11 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

2199	2396	2447	2501	2548	2638	3115	3702	3860	3874	4334	4351	4369	4382	4395
4403	4409	4556	4599	4600	4601	4602	4604	4606	4608	4610	4612	4614	4616	4618
4620	4621	4622	4624	4964	4970	5062	5108	5127	5132	5221	5223	5226	5288	5291
5297	5301	5305	5312	5317	5322	5327	5332	5339	5344	5349	5354	5360	5380	5412
5418	5434													
.BLKB	5141													
.BLKW	5028	5381	5382											
.ENABL	1	775												
.END	5437													
.ENDC	842	989	995	1117	1181	1232	1250	1262	1288	1304	1316	1325	1341	1355
	1378	1392	1399	1412	1418	1424	1431	1441	1448	1456	1467	1480	1492	1504
	1546	1570	1616	1655	1674	1852	2027	2114	2154	2209	2259	2366	2419	2471
	2568	2643	2888	3123	3313	3512	3712	3780	3830	3882	3924	4180	4285	4366
	4369	4375	4918	4946	4961	4963	4971	4979	5045	5053	5062	5063	5119	5142
	5157	5158	5159	5160	5161	5162	5163	5164	5165	5166	5167	5168	5169	5170
	5172	5173	5174	5175	5176	5177	5178	5179	5180	5181	5182	5183		
.EVEN	1006	1012	1031	1033	1057	1072	1075	1080	1102	2059	2081	2090	2171	2184
	2199	2396	2447	2501	2548	2638	3115	3702	3860	3874	4334	4351	4369	4382
	4416	4556	4964	4970	5062	5108	5127	5132	5221	5223	5226	5288	5291	5301
	5305	5312	5317	5322	5327	5332	5339	5344	5349	5354	5360	5380	5412	5418
.IF	826	988	995	1114	1178	1229	1250	1259	1288	1304	1316	1325	1341	1355
	1378	1392	1399	1412	1418	1424	1431	1441	1448	1456	1464	1480	1492	1504
	1543	1570	1616	1652	1671	1849	2024	2111	2151	2206	2256	2363	2416	2468
	2565	2640	2885	3120	3310	3509	3709	3777	3827	3879	3921	4177	4282	4366
	4369	4374	4912	4946	4956	4961	4970	4974	5045	5053	5061	5062	5118	5141
	5156	5157	5158	5159	5160	5161	5162	5163	5164	5165	5166	5167	5168	5169
	5171	5172	5173	5174	5175	5176	5177	5178	5179	5180	5181	5182		
.IFF	989	4367	4374	4918	4956	4974	5062	5119	5142	5155	5156	5157	5158	5159
	5161	5162	5163	5164	5165	5166	5167	5168	5169	5170	5171	5172	5173	5174
.IIF	782	783	784	785	786	787	788	789	790	791	4376	4938	4942	4947
	4981	5141												
.IRP	+920	4923	4926	4994	5022	5039	5053	5076	5101	5155	1075	1080	1102	1114
.LIST	1	775	792	842	1006	1012	1031	1033	1057	1289	1304	1305	1316	1325
	1178	1182	1229	1233	1250	1251	1259	1263	1288	1392	1393	1399	1400	1413
	1326	1341	1342	1355	1356	1362	1363	1378	1379	1449	1456	1457	1464	1480
	1418	1419	1424	1425	1431	1432	1441	1442	1448	1547	1570	1571	1616	1652
	1481	1492	1493	1504	1505	1516	1520	1543	1547	2090	2111	2115	2151	2184
	1671	1675	1849	1853	2024	2028	2059	2081	2090	2111	2115	2151	2155	2171
	2192	2199	2206	2210	2256	2260	2363	2367	2396	2416	2420	2447	2468	2472
	2518	2522	2548	2565	2569	2638	2640	2644	2885	2889	3115	3120	3124	3310
	3509	3513	3702	3709	3713	3777	3781	3827	3831	3860	3874	3879	3883	3921
	4177	4181	4282	4286	4334	4351	4369	4382	4395	4556	4964	4970	5062	5108
	5132	5142	5155	5156	5157	5158	5159	5160	5161	5162	5163	5164	5165	5166
	5168	5169	5170	5171	5172	5173	5174	5175	5176	5177	5178	5179	5180	5181
	5183	5221	5223	5226	5288	5291	5297	5301	5305	5312	5317	5322	5327	5339
	5344	5349	5354	5360	5380	5412	5418	5434						
.MACRO	1	5142												
.MCALL	775	842	1114	1178	1229	1250	1259	1288	1304	1316	1325	1341	1355	1362
	1392	1399	1412	1418	1424	1431	1441	1448	1456	1464	1480	1492	1504	1543
	1570	1616	1652	1671	1849	2024	2111	2151	2206	2256	2363	2416	2468	2518
	2640	2885	3120	3310	3509	3709	3777	3827	3879	3921	4177	4282		
.NLIST	1	775	792	842	1006	1012	1031	1033	1057	1072	1075	1080	1102	1114
	1178	1182	1229	1233	1250	1251	1259	1263	1288	1299	1304	1305	1316	1325
	1326	1341	1342	1355	1356	1362	1363	1378	1379	1392	1393	1399	1400	1413
	1418	1419	1424	1425	1431	1432	1441	1442	1448	1449	1456	1457	1464	1480

MAINDEC-11-DZRSE-C RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
DZRSEC.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

1481	1492	1493	1504	1505	1516	1520	1543	1547	1570	1571	1616	1617	1652	1656	
1671	1675	1849	1853	2024	2028	2059	2081	2090	2111	2115	2151	2155	2171	2184	
2192	2199	2206	2210	2256	2260	2363	2367	2396	2416	2420	2447	2468	2472	2501	
2518	2522	2548	2565	2569	2638	2640	2644	2885	2889	3115	3120	3124	3310	3314	
3509	3513	3702	3709	3713	3777	3781	3827	3831	3860	3874	3879	3883	3921	3925	
4177	4181	4282	4286	4334	4351	4369	4382	4395	4556	4964	4970	5062	5108	5127	
5132	5142	5155	5156	5157	5158	5159	5160	5161	5162	5163	5164	5165	5166	5167	
5168	5169	5170	5171	5172	5173	5174	5175	5176	5177	5178	5179	5180	5181	5182	
5183	5221	5223	5226	5288	5291	5297	5301	5305	5312	5317	5322	5327	5332	5339	
PAGE	812	845	4905	4948	4981	5029	5069	5109	5142						
.REM		1													
.REPT	792														
.SBTTL	1114	1178	1229	1259	1464	1516	1543	1652	1671	1849	2024	2111	2151	2206	
	2363	2416	2468	2518	2565	2640	2885	3120	3310	3509	3709	3777	3827	3879	
.TITLE	4177	4282	4361	4865	4905	4948	4981	5029	5069	5109	5142				
	775														

ERRORS DETECTED: 0

DEFAULT GLOBALS GENERATED: 0

*.DZRSEC.SEQ/SOL/CRF/PAGNUM/NL:TOC=DZRSCE.SML,DZRSEC.P11

RUN-TIME: 30 49 7 SECONDS

RUN-TIME RATIO: 125/88=1.4

CORE USED: 23K (45 PAGES)

H12

Speaker routine 19. Seconds., 102 KCS, 551 disk reads, 0 disk writes, 149

0000000011111111222222223333333444444444555555556666666677777777788888888999999990000000000111111112222222233312